



## 4-2. BLOCK DIAGRAM




### 4-3. WAVEFORMS


- ① FL701 ⑤-⑭pin  
(1G-10G)  
32Vp-p, 2.5ms




- ② IC701 ⑩-⑳pin  
(10G-1G)  
34Vp-p, 2.45ms




- ③ IC701 ⑦⑦-⑧⑧pin,  
①-⑩pin (a-v)  
38Vp-p, 1.2ms




- ④ IC701 ③③pin  
(XTAL)  
5.5Vp-p, 2.5μs




- ⑤ IC701 ③①pin  
(EXTAL)  
5Vp-p, 2.5μs




- ⑥ IC701 ④④pin,  
IC312 ③③pin (SI)  
5.2Vp-p, 30ms




- ⑦ IC702 ①pin  
(DATA)  
5Vp-p, 10μs




- ⑧ IC702 ②pin  
(BCK)  
5Vp-p, 0.35μs




- ⑨ IC702 ③pin  
(LRCK)  
5Vp-p, 20μs




- ⑩ IC01 ②⑦, ③③pin  
(HEAD) REC mode  
4.2Vp-p




- ⑪ IC01 ①, ⑦pin, IC311  
⑤⑤, ⑤⑥pin (FGT, FGS)  
FF, REW mode  
4Vp-p, 2ms




- ⑫ IC01 ⑩pin, IC311  
⑤⑦pin (CFG)  
PLAY mode  
5Vp-p, 1.5ms




- ⑬ IC01 ⑦pin, IC311  
⑤⑨pin (DPG)  
PLAY mode  
5Vp-p, 30ms




- ⑭ IC01 ③pin, IC311  
⑤⑧pin (DFG)  
PLAY mode  
5Vp-p, 1.5ms




- ⑮ IC01 ①pin, Q440  
Base (PBDT)  
PLAY mode  
1Vp-p




- ⑯ IC307 ⑦⑧pin  
(DADO)  
5Vp-p, 5μs




- ⑰ IC307 ⑦⑥pin, IC359  
①⑥pin (ADDT)  
REC mode  
5.6Vp-p, 1μs




- ⑱ IC307 ⑦⑤pin  
(BCK)  
5.2Vp-p, 0.3μs




- ⑲ IC307 ⑦④pin, IC359  
①⑤pin (XBCK)  
5Vp-p, 0.48μs




- ⑳ IC307 ⑦②pin  
(LRCK)  
5Vp-p, 32μs




21 IC307 69pin, IC359  
14pin (LR03)  
5Vp-p, 20μs




26 IC307 54pin  
(TX)  
PLAY mode  
5Vp-p, 0.64μs




31 IC307 37pin, IC311  
62pin (RFDT)  
PLAY mode  
1mVp-p, 2ms




36 IC362 11pin, IC502  
1,6pin (XIN)  
3Vp-p, 0.5μs




22 IC307 67pin  
(XT3I)  
1.4Vp-p, 0.12μs




27 IC307 52pin  
(RX)  
5.2Vp-p, 0.64ms




32 IC307 21pin, IC311  
60pin (DREF)  
5Vp-p, 30ms




37 IC362 7pin  
(BCK)  
5.4Vp-p, 80ns




23 IC307 66pin  
(XT3O)  
6Vp-p, 0.2μs



28 IC307 49pin  
(PLCO)  
3.7Vp-p, 0.052ms




33 IC307 20pin, IC311  
35,61pin IC312 35pin  
(MCLK)  
5.5Vp-p, 0.15μs




38 IC362 6,5pin  
(DATAL, DATAR)  
5.4Vp-p, 0.18μs




24 IC307 59pin, IC359  
20pin  
5Vp-p, 0.05μs




29 IC307 43pin  
(REDT)  
REC mode  
5Vp-p, 0.84μs



34 IC307 14pin  
(XT1I)  
2.8Vp-p, 18.816MHz




39 IC362 4pin  
(LRCK)  
5.6Vp-p, 0.52μs




25 IC307 58pin  
(F128)  
5.8Vp-p, 0.17μs




30 IC307 39pin, IC311  
33pin (SWP)  
PLAY mode  
5.2Vp-p, 30ms




35 IC307 13pin  
(XT10)  
4.4Vp-p, 18.816MHz




40 IC364 17pin  
(MCLK)  
3.6Vp-p, 52ns




41 IC364 ⑩pin  
(LRCKI)  
5Vp-p, 21μs




42 IC501 CATHODE  
(VCO)  
3Vp-p, 0.75μs




43 Q502 SOURCE  
(VCO)  
3Vp-p, 0.52μs




44 IC311 ⑥9pin  
(D PWM)  
PLAYmode  
5Vp-p, 28μs



45 IC311 ⑥5, ⑥6pin  
(CPWM, PWM)  
PLAY mode  
5.2Vp-p, 28μs




46 IC311 ⑥7, ⑥8pin  
(TEN PWM, AGC  
PWM) PLAY mode  
5Vp-p, 28μs




#### 4-4. SEMICONDUCTOR LEAD LAYOUTS


AK5339




CX20115A




CXA1364R




CXD2560M




CXD2561BM-1  
CXK58257AM-12L




CXD2601AQ




CXK1013P  
M5238P  
NE5532P  
μPC358C




CXP5058H-660Q  
CXP80524-073Q  
CXP80524-075Q




LM358M




M5218AL  
M54641L




**MSM6338RS**




**M5F7805L  
M5F7905**




**M5F7905L  
TA7912S**




**PST529E**




**SN74HCU0AN  
TC74HC00AP**




**SN74HC74AN**




**DTA114ES  
DTC114ES  
2SC2603-EF  
2SD1387**




**KSA708**




**2SA1585S-QR  
2SC4115S-QR**




**2SB798-DL**



**2SB1094-LK  
2SD2012**



**2SC1623**




**2SK241-GR**




**2SK246-GR**




**GL-453**




**GP2S09-C**




**HZS6A1L  
UZ-7L2  
10E2N  
11ES2**




**KV1260**




**RBA406B**



**PT4850F**



**1N4148M**




4-5. PRINTED WIRING BOARDS  
- MD/POWER SUPPLY/DISPLAY SECTION -

- See page 19 for circuit boards location and 26 for semiconductor lead layouts.

● SEMICONDUCTOR LOCATION

| Ref. No. | Location |
|----------|----------|
| D01      | G - 21   |
| IC1      | E - 13   |
| IC01     | F - 17   |
| IC02     | F - 19   |
| IC03     | G - 19   |
| IC701    | E - 6    |
| IC702    | E - 8    |
| IC703    | E - 8    |
| IC704    | D - 4    |
| PH01     | H - 18   |
| PH02     | H - 18   |
| PH03     | I - 21   |
| PH04     | E - 21   |
| Q01      | F - 18   |
| Q02      | G - 18   |
| Q701     | D - 5    |
| Q702     | D - 6    |
| Q703     | E - 5    |

- Notes on printed wiring board:
- — : Indicated a lead wire mounted on the component side
  - : Parts mounted on the conductor side
  - : Through hole
  - ▨ : Pattern from the side which enables seeing
  - ▩ : Pattern of the rear side






4-7. PRINTED WIRING BOARDS — MAIN SECTION — • See page 19 for circuit boards location and 26 for semiconductor lead layouts.

● SEMICONDUCTOR LOCATION

| Ref. No. | Location | Ref. No. | Location |
|----------|----------|----------|----------|
| D101     | C - 8    | IC432    | D - 9    |
| D102     | B - 8    | IC433    | D - 8    |
| D201     | C - 9    | IC901    | I - 15   |
| D202     | B - 9    |          |          |
| D301     | E - 11   | Q302     | E - 6    |
|          |          | Q311     | D - 15   |
| D302     | E - 12   | Q312     | E - 15   |
| D305     | F - 13   | Q313     | E - 15   |
| D306     | H - 7    | Q318     | H - 7    |
| D308     | D - 14   |          |          |
| D314     | H - 7    | Q319     | H - 7    |
|          |          | Q320     | H - 7    |
| D315     | G - 7    | Q321     | H - 7    |
| D501     | B - 12   | Q333     | D - 8    |
| D901     | H - 14   | Q334     | D - 7    |
| D905     | I - 12   |          |          |
| D907     | H - 11   | Q335     | D - 7    |
|          |          | Q336     | H - 6    |
| D908     | H - 11   | Q337     | H - 6    |
| D909     | H - 11   | Q338     | I - 7    |
| D910     | H - 13   | Q339     | I - 7    |
| D911     | H - 14   |          |          |
| D912     | H - 14   | Q340     | I - 7    |
|          |          | Q341     | H - 6    |
| D913     | H - 14   | Q342     | D - 6    |
| D914     | H - 14   | Q432     | E - 13   |
| D920     | F - 14   | Q433     | C - 15   |
| D921     | F - 14   |          |          |
| D922     | F - 14   | Q434     | C - 15   |
|          |          | Q435     | E - 15   |
| IC301    | E - 13   | Q436     | E - 13   |
| IC302    | F - 13   | Q437     | E - 15   |
| IC304    | G - 13   | Q438     | E - 13   |
| IC307    | F - 10   |          |          |
| IC310    | G - 10   | Q439     | E - 13   |
|          |          | Q440     | H - 10   |
| IC311    | G - 6    | Q442     | H - 8    |
| IC312    | F - 8    | Q501     | B - 11   |
| IC316    | E - 6    | Q502     | B - 11   |
| IC317    | F - 6    |          |          |
| IC318    | D - 6    | Q503     | F - 11   |
|          |          | Q504     | G - 12   |
| IC319    | H - 7    | Q505     | G - 12   |
| IC320    | I - 8    | Q901     | H - 13   |
| IC321    | D - 9    | Q902     | I - 15   |
| IC331    | F - 14   |          |          |
| IC332    | G - 14   | Q903     | I - 15   |
|          |          | Q904     | H - 15   |
| IC356    | D - 15   | Q905     | H - 15   |
| IC357    | B - 8    | Q906     | H - 13   |
| IC358    | C - 8    | Q920     | G - 14   |
| IC359    | B - 10   |          |          |
| IC360    | B - 7    | Q921     | G - 13   |
|          |          | Q922     | F - 14   |
| IC361    | B - 7    | Q923     | F - 14   |
| IC362    | D - 10   | Q924     | G - 15   |
| IC364    | D - 10   | Q925     | G - 13   |
| IC374    | B - 12   |          |          |
| IC375    | D - 13   | Q926     | G - 14   |
|          |          | Q927     | G - 13   |
| IC376    | B - 13   | Q928     | F - 14   |
| IC401    | E - 4    | Q929     | I - 14   |
| IC431    | D - 9    |          |          |




Notes on printed wiring board:

- — : Indicated a lead wire mounted on the component side.
- ■ : Parts mounted on the conductor side
- ■ : Pattern from the side which enables seeing



- **DRUM DRIVE BOARD**  
**IC01 CX20115A**



The diagram illustrates the 100-pin connector for the 68000 microprocessor, showing the connection of various signals to internal blocks. The pins are numbered 1 through 100. The top row (pins 1-50) includes signals such as LIM-OUT, LIM-GND, MOD1-IN, MOD2-IN, LIM-Vcc, ENV-OUT, ENV-COMP, ENV-PEAK, LIM-IN, EQ-OUT, P-EV-OUT, and P-ENV-IN. The bottom row (pins 51-100) includes signals such as FLT-OUT, GCA-CTL, EQ-PHASE, EQ-Q, EQ-HIGH, EQ-LOW, PB-GND, EQ-IN, SWA-OUT, V-REG, B-HA-OUT, B-LPC, and B-PC. Internal blocks include LOGIC, REC OCA, PCM EQ, PILOT OCA, PILOT FILTER, RE0, and various comparators and limiters.

[illegible]

The block diagram illustrates the digital signal processing system for the 1000 series. It features two parallel processing channels, each starting with an S/P (Sample and Hold) block. The left channel receives inputs LACK (pin 4), D.L. (pin 6), D.R. (pin 5), and BCK (pin 7). The right channel receives XOUT (pin 1) and XIN (pin 2) as inputs to its CLK.GEN (Clock Generator) block. Both S/P blocks feed into Linear interpolation blocks, which then feed into 3rd order NS (Noise Shaping) blocks. The outputs of the NS blocks feed into Asynchronous PWM blocks. The CLK.GEN block also provides a clock signal to the right Asynchronous PWM block. The final outputs are L1 (+), L1 (-), L2 (+), L2 (-), R1 (+), R1 (-), R2 (+), and R2 (-), which are connected to pins 2, 3, 4, 5, 1, 1, 2, and 1 respectively.



## 4-10. PIN FUNCTIONS

### IC307 DAT Signal Processor (CXD2601AQ)

This processor is an LSI to process recording and playback signals of the R-DAT system, in a single chip and provided with digital PLL, modem, error correction circuit, digital I/O, RAM control circuit, etc.

| Pin No.   | Pin Name        | I/O      | Description                                                                                                                |
|-----------|-----------------|----------|----------------------------------------------------------------------------------------------------------------------------|
| 1, 2<br>3 | A08, A09<br>VDD | I/O<br>— | RAM address A08, A09<br>5 V                                                                                                |
| 4-6       | A10-A12         | I/O      | RAM address A10-A12                                                                                                        |
| 7, 8      | A13, A14        | O        | RAM address A13, A14                                                                                                       |
| 9         | XWE             | O        | RAM write enable signal                                                                                                    |
| 10        | XOE             | O        | RAM output enable signal                                                                                                   |
| 11        | XEAN            | O        | External addressing bus interrupt enable signal (Not in use)                                                               |
| 12        | TST1            | I        | Test pin (normally "L")                                                                                                    |
| 13        | XT1O            | O        | 18.816 MHz crystal oscillator output                                                                                       |
| 14        | XT1I            | I        | 18.816 MHz crystal oscillator input                                                                                        |
| 15        | VSS             | —        | GND                                                                                                                        |
| 16        | XRST            | I        | Reset pin (normally "H")                                                                                                   |
| 17        | CLKO            | I/O      | 18.816 MHz clock output (Not in use)                                                                                       |
| 18        | XCST            | I/O      | SYEK (internal system clock) generation CLKO division timing signal (Not in use)                                           |
| 19        | ATSY            | I        | ATF sync signal input                                                                                                      |
| 20        | MCLK            | O        | 9.408 MHz clock output                                                                                                     |
| 21        | DREF            | O        | Drum servo reference signal                                                                                                |
| 22        | SBPM            | O        | Discrimination signal determining whether the subcode I/O clock (EXCK) is accepted ("L": accept, "H": ignore) (Not in use) |
| 23        | EXCK            | I        | Subcode I/O data transfer clock (DUTY50)                                                                                   |
| 24        | SDSI            | I        | Subcode serial data input                                                                                                  |
| 25        | SDSO            | O        | Subcode serial data output                                                                                                 |
| 26        | SBSY            | O        | Subcode I/O sync signal                                                                                                    |
| 27        | COPY            | O        | Copy data output (Not in use)                                                                                              |
| 28        | EMP             | O        | Emphasis data output (Not in use)                                                                                          |
| 29        | MUTE            | I        | Mute pin                                                                                                                   |
| 30        | MUTM            | O        | Mute discrimination signal ("H": muted)                                                                                    |
| 31        | UNLK            | O        | RX PLL lock discrimination signal ("H": locked)                                                                            |
| 32        | ERMN            | O        | Detects presence or absence of RF ("H": RF present, "L" during REC)                                                        |
| 33        | SYMN            | O        | C1 check result for RF ("H": OK) (Not in use)                                                                              |
| 34        | CHER            | I        | Signal for discriminating whether C2 is 1 or 2 times<br>(C2 → C1 → C2 or C1 → C2) ("H": 1 time, "L": 2 times) (Not in use) |
| 35        | PLCK            | I/O      | RF PLL clock output (Not in use)                                                                                           |
| 36        | TST2            | I        | Test pin (normally "L")                                                                                                    |
| 37        | RFDT            | I        | RF signal input                                                                                                            |
| 38        | XCS             | I        | Subcode I/O chip select ("L": select)                                                                                      |
| 39        | SWP             | I        | RF switching pulse ("L": A-CH, "H": B-CH)                                                                                  |
| 40        | VSS             | —        | GND                                                                                                                        |
| 41        | PIPC            | O        | REC data PILOT/PCM discrimination signal ("H": PILOT, during playback: always "L")                                         |
| 42        | REPB            | O        | Record/playback switching signal ("H": record)                                                                             |
| 43        | REDT            | O        | Recording signal output, fixed "L" during playback                                                                         |
| 44        | TST4            | I        | Test pin (normally "L")                                                                                                    |
| 45        | PDO             | O        | RX APLL PD output (comparator output)                                                                                      |
| 46        | AMPI            | I        | RX APLL oscillator cell amp input                                                                                          |
| 47        | AMPO            | O        | RX APLL oscillator cell amp inverted output                                                                                |
| 48        | PLCO            | I        | RX APLL external VCO clock input                                                                                           |

| Pin No. | Pin Name | I/O | Description                                                                                         |
|---------|----------|-----|-----------------------------------------------------------------------------------------------------|
| 49      | PLVR     | O   | RX APLL comparison signal when external comparator is active (Vin) Not in use                       |
| 50      | PLVF     | O   | RX APLL comparison signal when external comparator is active (Rin) Not in use                       |
| 51      | MSSL     | I   | Master/slave setting ("H": master (fixed with the equipment), "L": slave)                           |
| 52      | RX       | I   | Digital input                                                                                       |
| 53      | VDD      | —   | 5 V                                                                                                 |
| 54      | TX       | O   | Digital output                                                                                      |
| 55      | AUDR     | I   | Audio mode/data recorder mode setting ("H": audio mode, "L": data recorder mode)                    |
| 56      | EXSY     | I/O | Complete copy sync signal (25/3 - 100/3 Hz)                                                         |
| 57      | EXSN     | I/O | Complete copy sync signal (25/3 - 100/3 Hz)                                                         |
| 58      | F128     | I/O | 128fsCK (normal)/256fsCK (×2) (DUTY50)                                                              |
| 59      | F256     | O   | 256fsCK (normal)/512fsCK (×2) (DUTY50)                                                              |
| 60      | F512     | O   | 512fsCK (normal)/512fsCK (×2) (DUTY50)                                                              |
| 61      | ADLF     | I   | Signal for discriminating whether ADDT serial data is MSB first or LSB first ("H": LSB first)       |
| 62      | DALF     | I   | Signal for discriminating whether DADT serial data is MSB first or LSB first ("H": LSB first)       |
| 63      | XT20     | O   | 22.5792 MHz crystal oscillator output                                                               |
| 64      | XT21     | I   | 22.5792 MHz crystal oscillator input                                                                |
| 65      | VSS      | —   | GND                                                                                                 |
| 66      | XT30     | O   | 49.152 MHz crystal oscillator output (24.576 MHz in B mode)                                         |
| 67      | XT31     | I   | 49.152 MHz crystal oscillator input (24.576 MHz in B mode)                                          |
| 68      | FSEN     | I   | F128, BCK, LRCK input/output switch ("H": output)                                                   |
| 69      | LR03     | O   | LR02 inversion                                                                                      |
| 70      | LR02     | O   | LRCK 16BCK delay signal                                                                             |
| 71      | LR01     | O   | LRCK 15BCK delay signal                                                                             |
| 72      | LRCK     | I/O | fs (normal)/2fs (×2) ("L": L-CH, "H": R-CH)                                                         |
| 73      | WCK      | I/O | 2fs (normal)/4fs (×2) (input mode only for testing)                                                 |
| 74      | XBCK     | O   | BCK inversion                                                                                       |
| 75      | BCK      | I/O | 64fs (normal)/128fs (×2)                                                                            |
| 76      | ADDT     | I   | Serial AD data (complement of 2)                                                                    |
| 77      | DADT     | O   | Serial DA data (complement of 2)                                                                    |
| 78      | DADO     | I   | Digital output (DA) data input (normally connected to DADT)                                         |
| 79      | ADDI     | O   | Digital input (AD) data output (normally connected to ADDN)                                         |
| 80      | ADDN     | I   | Digital input (DA) data input                                                                       |
| 81      | ERRI     | I   | Digital output V-FLAG data input (normally connected to ERRF)                                       |
| 82      | ERRF     | O   | Signal output for discriminating whether or not DADT has interpolated data ("H": interpolated data) |
| 83      | MUTG     | O   | Error correction status monitor trigger                                                             |
| 84-89   | D7-D2    | I/O | RAM data bus D7-D2                                                                                  |
| 90      | VSS      | —   | GND                                                                                                 |
| 91, 92  | D1, D0   | I/O | RAM data bus D1, D0                                                                                 |
| 93-100  | A00-A07  | I/O | RAM address A00-A07                                                                                 |

**IC311 Mechanism/Servo Micon (CXP80524-073Q)**

The mechanical deck servo systems are controlled by the captioned micon according to instructions from the main micon (IC312).

| Pin No. | Pin Name          | I/O | Connected to | Description                                                                                                                 |
|---------|-------------------|-----|--------------|-----------------------------------------------------------------------------------------------------------------------------|
| 1       |                   | O   |              | Not in use                                                                                                                  |
| 2       | <u>BUSY</u>       | O   | Main Micon   | Busy (Active "L") to the Main Micon                                                                                         |
| 3       |                   | O   |              | Not in use                                                                                                                  |
| 4       | REEL_CCW          | O   | Mechanism    | Reel motor CCW ("L": RVS direction) } *1                                                                                    |
| 5       | REEL_CW           | O   | Mechanism    | Reel motor CW ("H": FWD direction)                                                                                          |
| 6       | C_DIR_RVS         | O   | Mechanism    | Capstan Direction ("L": FWD, "H": RVS)                                                                                      |
| 7       | PLN_ON            | O   | Mechanism    | Plunger On                                                                                                                  |
| 8       | PLN_KICK          | O   | Mechanism    | Plunger Kick                                                                                                                |
| 9       | D_ON              | O   | Mechanism    | Drum On ("H": The drum is revolving)                                                                                        |
| 10      | D_DIR_RVS         | O   | Mechanism    | Not in use                                                                                                                  |
| 11-16   |                   | O   |              | Not in use                                                                                                                  |
| 17      | LE                | O   | Mechanism    | Loading Motor Eject } *2                                                                                                    |
| 18      | LL                | O   | Mechanism    | Loading Motor Load                                                                                                          |
| 19      | CAS_M_OUT         | O   | Mechanism    | Cassette control motor Out } *3                                                                                             |
| 20      | CAS_M_IN          | O   | Mechanism    | Cassette control motor In                                                                                                   |
| 21-24   |                   | —   |              | Not in use                                                                                                                  |
| 25      | RE_FWD            | I   | Mechanism    | Encoder SW2 } *4                                                                                                            |
| 26      | RE_STOP           | I   | Mechanism    | Encoder SW1                                                                                                                 |
| 27-30   | <u>END_LED_ON</u> | O   | Mechanism    | End sensor ON Illuminated upon "L" (rectangular wave of about 500kHz). It is not output unless a cassette is mounted ("H"). |
| 31      | MP                | I   |              | Microprocessor mode selected (the equipment is fixed at "L").                                                               |
| 32      | <u>RST</u>        | I   |              | System Reset (low active)                                                                                                   |
| 33      | Vss               | —   |              | Power terminal (GND)                                                                                                        |
| 34      | XTAL              | O   |              | System Clock Output (Not in use)                                                                                            |
| 35      | EXTAL             | I   | CXD2601AQ    | System Clock Input (9.408 MHz)                                                                                              |
| 36-39   |                   | —   |              | Not in use                                                                                                                  |
| 40      | X_SRV_REQ         | I   | Main Micon   | Request for communication from the Main Micon                                                                               |
| 41      | MAIN_DT_I         | I   | Main Micon   | Serial Input from the Main Micon                                                                                            |
| 42      | MAIN_DT_O         | O   | Main Micon   | Serial Output to the Main Micon                                                                                             |
| 43      | MAIN_CK           | I   | Main Micon   | Serial Clock with the Main Micon                                                                                            |
| 44      | AVss              | —   |              | GND for A/D                                                                                                                 |
| 45      | AVref             | —   |              | Reference Voltage for A/D (+5 V)                                                                                            |
| 46      | AVdd              | —   |              | Power Supply for A/D (+5 V)                                                                                                 |
| 47      | T_END             | I   | Mechanism    | Take-up side end sensor input (analog) } Magnetic matter: 0V,                                                               |
| 48      | S_END             | I   | Mechanism    | Supply side end sensor input (analog) } Leader tape: AC (*5)                                                                |
| 49      | CAS_IN            | I   | Mechanism    | Cassette-in switch (S01). "H": Cassette is mounted.                                                                         |
| 50      | REC_EN            | I   | Mechanism    | Rec-enable switch (S01). "H": REC enabled.                                                                                  |
| 51      | CAS_LCKed         | I   | Mechanism    | Casecon locked Upon completion of loading: "H"                                                                              |
| 52      | CAS_OUTed         | I   | Mechanism    | Casecon outed Upon completion of loading OUT: "H"                                                                           |
| 53      |                   | I   |              | Not in use                                                                                                                  |
| 54      | ATF_IN            | I   | RF Amp       | ATF PILOT input                                                                                                             |
| 55      | FG_T              | I   | Mechanism    | Reel FG (T Side) } 6/24Hz (Small reel diameter) -                                                                           |
| 56      | FG_S              | I   | Mechanism    | Reel FG (S Side) } 15/24Hz (Large reel diameter) (In SP FWD)                                                                |
| 57      | C_FG              | I   | Mechanism    | Capstan FG SP: 674 Hz, LP: 337 Hz                                                                                           |
| 58      | D_FG              | I   | Mechanism    | Drum FG 400 Hz: LP REC, 800 Hz: Other modes                                                                                 |
| 59      | D_PG              | I   | Mechanism    | Drum PG } Other than LP REC: 800/24Hz                                                                                       |
| 60      | D_REF             | I   | CXD2601AQ    | Drum Reference } In LP REC: 400/24Hz                                                                                        |

| Pin No. | Pin Name | I/O | Connected to | Description                           |
|---------|----------|-----|--------------|---------------------------------------|
| 61      | MST_CK   | I   | CXD2601AQ    | Master clock (9.408MHz)               |
| 62      | PB_DT    | I   | RF Amp       | PB Data input to create ATF Sync      |
| 63      | SWP      | O   | CXD2601AQ    | Switching Pulse "L": Ach, "H": Bch    |
| 64      | D_PWM    | O   | Mechanism    | PWM Out for Drum                      |
| 65      | C_PWM    | O   | Mechanism    | PWM Out for Capstan                   |
| 66      | PWM_R    | O   | Mechanism    | PWM Out for Reel                      |
| 67      | TEN_PWM  | O   | Mechanism    | PWM Out for Tension Regulator Plunger |
| 68      | AGC_PWM  | O   | RF Amp       | PWM Out for AGC                       |
| 69      | SBSY     | I   | CXD2601AQ    | ↓ of subsync is detected (XINT2).     |
| 70      | TEST     | I   | Pull-up      | Test Mode (active "L")                |
| 71      | POW_DN   | I   |              | Not in use                            |
| 72      | Vdd      | —   |              | Power terminal (+5 V)                 |
| 73      | Vss      | —   |              | Power terminal (GND)                  |
| 74      |          | —   |              | Not in use                            |
| 75      | ATF_S2   | O   | CXD2601AQ    | ATF Sampling Pulse                    |
| 76-80   |          | —   |              | Not in use                            |

\* 1 Reel motor control


|                            | CCW<br>(counterclockwise) | CW<br>(clockwise) |
|----------------------------|---------------------------|-------------------|
| STOP<br>(only in POWER ON) | L                         | L                 |
| FWD                        | L                         | H                 |
| RVS                        | H                         | L                 |
| Prohibit                   | H                         | H                 |

\*4 Encoder


| RF-FWD | RE_STOP | Position          |
|--------|---------|-------------------|
| L      | L       | EJECT             |
| L      | H       | STOP<br>UNLD-STOP |
| H      | L       | FWD               |
| H      | H       | STOP-FWD          |

\*2 Loading motor control

|       | LE | LL |
|-------|----|----|
| —     | L  | L  |
| LOAD  | L  | H  |
| EJECT | H  | L  |
| Brake | H  | H  |



\*5 End sensor



\*3 Casecon motor control

|       | OUT | IN |
|-------|-----|----|
| —     | L   | L  |
| IN    | L   | H  |
| OUT   | H   | L  |
| Brake | H   | H  |

### IC312 Main Micon (CXP80524-075Q)

This Micon generally controls the operation of the equipment while exchanging data with the display micon (IC701) and mechanism/servo micon (IC311) in serial communications, including the DAT signal processor (IC307), digital filter (IC363) and other IC.

| Pin No. | Pin Name         | I/O | Connected to                        | Description                                                                            |
|---------|------------------|-----|-------------------------------------|----------------------------------------------------------------------------------------|
| 1       | <u>L_MUTE</u>    | O   | Line Out                            | Not in use                                                                             |
| 2       |                  | O   |                                     | Line Mute (Active "L")                                                                 |
| 3       |                  | O   |                                     | Not in use                                                                             |
| 4       |                  | O   |                                     | Not in use                                                                             |
| 5       | <u>WRT</u>       | O   | Clock IC                            | Write request (Active "L")                                                             |
| 6       | <u>RD</u>        | O   | Clock IC                            | Read request (Active "L")                                                              |
| 7-10    | <u>ADRS_3-0</u>  | O   | Clock IC                            | Address 3-0 (Address BUS)                                                              |
| 11-14   | <u>DATA_7-4</u>  | I/O |                                     | DATA 7-4 (DATA BUS). Not in use with the equipment                                     |
| 15-18   | <u>DATA_3-0</u>  | I/O | Clock IC                            | DATA 3-0 (DATA BUS)                                                                    |
| 19      | <u>ATT_EXT</u>   | O   | CXD1136Q                            | Fade attenuator ck externally selected (Active "L")                                    |
| 20      | <u>DIG/ANA</u>   | O   | CXD1136Q                            | Fade In/Out switching for DIG ("L")/ANA ("H")                                          |
| 21      | <u>REC/PB</u>    | O   | CXD1136Q                            | Fade In/Out REC switching for ("L")/PB ("H")                                           |
| 22      | <u>ATT_CK</u>    | O   | CXD1136Q                            | Clock for fade In/Out                                                                  |
| 23      | <u>DTR</u>       | O   | CXD2601AQ                           | Audio use ("H")/Data Recorder use ("L"). Becomes "L" in after-recording and searching. |
| 24      | <u>OPT/COA</u>   | O   | Digital I/O                         | Switching for Optical ("L")/Coaxial ("H")                                              |
| 25      | <u>FS32</u>      | O   | 1Bit DAC                            | "H" upon Fs = 32kHz. "L" for others.                                                   |
| 26      | <u>RAM_SEL</u>   | O   |                                     | Not in use                                                                             |
| 27      | <u>DISP_REQ</u>  | O   | Display Micon                       | Request for communication with the Display Micon ("L" Active)                          |
| 28      | <u>SD_SEL</u>    | O   | CXD2601AQ                           | Request for communication with CXD2601 ("L" Active)                                    |
| 29      | <u>SRV_REQ</u>   | O   | Mechanism Micon                     | Request for communication with the Mechanism Micon ("L" Active)                        |
| 30      | <u>CLOCK_SEL</u> | O   | Clock IC                            | Clock IC chip selected                                                                 |
| 31      | <u>MP</u>        | I   |                                     | Microprocessor mode selected (fixed at "L" with the equipment)                         |
| 32      | <u>RST</u>       | I   |                                     | System Reset ("L" Active)                                                              |
| 33      | <u>Vss</u>       | —   |                                     | Power terminal (GND)                                                                   |
| 34      | <u>XTAL</u>      | O   |                                     | System Clock Output (Not in use)                                                       |
| 35      | <u>EXTAL</u>     | I   | CXD2601AQ                           | System Clock Input (9.048 MHz)                                                         |
| 36      | <u>DISP_ACK</u>  | I   | Display Micon                       | ACKnowledge (Active "L")                                                               |
| 37      | <u>DISP_DT_I</u> | I   | Display Micon                       | Serial Input                                                                           |
| 38      | <u>DISP_DT_O</u> | O   | Display Micon                       | Serial Output                                                                          |
| 39      | <u>DISP_CK</u>   | I   | Display Micon                       | Serial clock                                                                           |
| 40      | <u>SBSY</u>      | I   | CXD2601AQ                           | Subcode sync                                                                           |
| 41      | <u>SR_DT_IN</u>  | I   | } CXD2601AQ<br>&<br>Mechanism Micon | Serial Data In                                                                         |
| 42      | <u>SR_DT_OUT</u> | O   |                                     | Serial Data Out                                                                        |
| 43      | <u>SR_CK</u>     | I/O |                                     | Serial clock (In/Out) to Sub Code Interface                                            |
| 44      | <u>AVss</u>      | —   |                                     | GND for A/D                                                                            |
| 45      | <u>AVref</u>     | —   |                                     | Reference Voltage for A/D (+5 V)                                                       |
| 46      | <u>AVdd</u>      | —   |                                     | Power Supply for A/D (+5 V)                                                            |
| 47      |                  | I   |                                     | Not in use                                                                             |
| 48      |                  | I   |                                     | Not in use                                                                             |
| 49      | <u>BUSY</u>      | I   | Mechanism Micon                     | Mechanism servo micon Busy (Active "L")                                                |
| 50      | <u>AU_BUS_IN</u> | I   | Audio Bus                           | Not in use                                                                             |

| Pin No. | Pin Name    | I/O | Connected to | Description                                                                                           |
|---------|-------------|-----|--------------|-------------------------------------------------------------------------------------------------------|
| 51      | TM_IN       | I   | Clock IC     | TM_OUT for clock IC                                                                                   |
| 52      | MUT_MON     | I   | CXD2601AQ    | Mute monitor (Active "H")                                                                             |
| 53      | LVL_SYNC    | I   | Audio Block  | Start ID is written by entering Level Sync Input audio.                                               |
| 54      |             | I   |              | Not in use                                                                                            |
| 55      | TRQ_TEST    | I   | Pull-up      | Not in use                                                                                            |
| 56      | NO_CAS_TEST | I   | Pull-up      | Not in use                                                                                            |
| 57      | TIME_24/12  | I   | Pull-up      | Time indication "H": 12 hours (AM, PM) "L": 24 hours display                                          |
| 58      | DATE_ORDER  | I   | Pull-up      | Order of DATA display "H": Year, month and day "L": Month, day and year                               |
| 59-62   | AF_3-0      | I   | Pull-up      | Not in use                                                                                            |
| 63      |             | O   | Pull-up      | Not in use                                                                                            |
| 64      | L_MUTE      | O   |              | Line Mute (Active "L"). Not in use with the equipment (Not in use)                                    |
| 65      | TR_MUTE     | O   | Line Out     | Transistor Mute (Active "L")                                                                          |
| 66      | MUTE_1136   | O   |              | Not in use                                                                                            |
| 67      | MUTE_2601   | O   | CXD2601AQ    | Mute for CXD2601 (Active "H")                                                                         |
| 68      | A_D_PWR_DWN | O   | CS5339       | A/D Converter Power Down Mode (Active "H"). The AD converter is turned OFF upon digital input/output. |
| 69      | ER_MON      | I   | CXD2601AQ    | Error Monitor (Data Valid)                                                                            |
| 70      | TEST        | I   | Pull-up      | Test Mode (Active "L")                                                                                |
| 71      | POW_DN      | I   | +5 V         | Not in use                                                                                            |
| 72      | Vdd         | —   |              | Power terminal (+5V)                                                                                  |
| 73      | Vss         | —   |              | Power terminal (GND)                                                                                  |
| 74      |             | —   |              | Not in use                                                                                            |
| 75      | D_F_ATT     | O   | CXD2560M     | Communication line (Serial Data) with Digital Filter                                                  |
| 76      | D_F_SHIFT   | O   | CXD2560M     | Communication line with Digital Filter (Shift Clock; shifted by ↓ and taken in by ↑)                  |
| 77      | D_F_LATCH   | O   | CXD2560M     | Communication line (Latch Pulse) with Digital Filter                                                  |
| 78, 79  | MODE2, 1    | O   |              | Mode Control of the RF amplifier (Not in use)                                                         |
| 80      |             | O   |              | Not in use                                                                                            |

**IC362 Pulse D/A Converter (CXD2561M-1)**

The Converter is a small, high-performance 1 bit pulse D/A converter that provides 4 asymmetrical PWM wave outputs in each ch of L/R.

| Pin No. | Pin Name           | I/O | Description                                           |
|---------|--------------------|-----|-------------------------------------------------------|
| 1       | DV <sub>DD</sub>   | —   | Digital power supply                                  |
| 2       | TEST               | I   | Test terminal. Normally fixed at “L.”                 |
| 3       | INIT               | I   | Again synchronized at the buildup edge of the signal. |
| 4       | LRCKI              | I   | LRCK input                                            |
| 5       | DRI                | I   | Rch data input                                        |
| 6       | DLI                | I   | Lch data input                                        |
| 7       | BCKI               | I   | BCK input                                             |
| 8       | DV <sub>SS</sub>   | —   | Digital GND                                           |
| 9       | 512Fs              | O   | 512Fs output                                          |
| 10      | XV <sub>SS</sub>   | —   | Clock GND                                             |
| 11      | XIN                | I   | X’tal oscillator input terminal (512Fs)               |
| 12      | XOUT               | O   | X’tal oscillator output terminal                      |
| 13      | XV <sub>DD</sub>   | —   | Clock power supply                                    |
| 14      | VSUB               | —   | Substrate. Connected to GND.                          |
| 15      | AV <sub>DD</sub> R | —   | Analog power supply                                   |
| 16      | R1 (+)             | O   | Rch PLM output 1 (normal phase)                       |
| 17      | AV <sub>SS</sub> R | —   | Analog GND                                            |
| 18      | R1 (–)             | O   | Rch PLM output 1 (reverse phase)                      |
| 19      | R2 (+)             | O   | Rch PLM output 2 (normal phase)                       |
| 20      | R2 (–)             | O   | Rch PLM output 2 (reverse phase)                      |
| 21      | AV <sub>DD</sub>   | —   | Analog power supply                                   |
| 22      | AV <sub>SS</sub>   | —   | Analog GND                                            |
| 23      | L2 (–)             | O   | Lch PLM output 2 (reverse phase)                      |
| 24      | L2 (+)             | O   | Lch PLM output 2 (normal phase)                       |
| 25      | L1 (–)             | O   | Lch PLM output 1 (reverse phase)                      |
| 26      | AV <sub>SS</sub> L | —   | Analog GND                                            |
| 27      | L1 (+)             | O   | Lch PLM output 1 (normal phase)                       |
| 28      | AV <sub>DD</sub> L | —   | Analog power supply                                   |