LogiCORE IP **Asynchronous Sample** Rate Converter v2.0

Product Guide for Vivado Sur Design Suite

PG039 October 2, 2013





Table of Contents

IP Facts

Chapter 1: Overview	
Feature Summary	5
Licensing and Ordering Information	6
Chapter 2: Product Specification	
Performance	7
Throughput	
Resource Utilization	
Port Descriptions	9
Chapter 3: Designing with the Core	
Functional Description	11
Clocking	36
Resets	37
System Design Considerations	38
Chapter 4: Customizing and Generating the Core Vivado Integrated Design Environment (IDE)	
Vivado Integrated Design Environment (IDE)	41
Interface	41
Output Files	43
Chapter 5: Constraining the Core	
Required Constraints	
Device, Package, and Speed Grade Selections	
Clock Frequencies	46





Chapter 6: Simulation	
Chapter 7: Synthesis and Implementation	
Chapter 8: Detailed Example Design	
Chapter 9: Test Bench	
Demonstration Test Bench	51
Appendix A: Migrating and Upgrading	
Migrating to the Vivado Design Suite	53
Upgrading in Vivado Design Suite	53
Appendix B: Debugging	
Finding Help on Xilinx.com	54
Debug Tools	55
Hardware Debug	
Appendix C: Additional Resources	
Xilinx Resources	58
References	58
Revision History	59
Notice of Disclaimer	59







Introduction

The LogiCORE™ IP Asynchronous Sample Rate Converter (ASRC) core converts stereo audio from one sample frequency to another. The input and output sample frequencies can be an arbitrary fraction of one another or the same frequency, but based on different clocks. The output is a band-limited version of the input resampled to match the output sample timing.

Features

- · Fully asynchronous
- Typical THD+N: -130 dB (Range: -125 dB to -139 dB)
- Input and output audio word width of 24 bits.
- Choice of automatic ratio detection or manual ratio control. Automatic ratio detection includes rate change tracking (varispeed).
- Up-conversion, down-conversion, and 1:1 asynchronous conversion support
- Sample clock jitter rejection. Retains full performance over AES3 jitter tolerance curve [Ref 1].
- Input rates ranging from 8 kHz to 192 kHz, continuous
- Output rates ranging from 8 kHz to 192 kHz, continuous
- Conversion ratio ranging from 1:7.5 (down) to 8:1 (up), continuous
- Low deterministic latency
- Lock status outputs provided for external muting

LogiCORE IP Facts Table					
Core Specifics					
Supported Device Family ⁽¹⁾	Zynq [®] -7000, Artix [®] -7, Virtex [®] -7, Kintex [®] -7				
Supported User Interfaces	Not Applicable				
Resources	See Table 2-2.				
	Provided with Core				
Design Files	Verilog RTL				
Example Design	Provided Separately ⁽³⁾ See XAPP1014 [Ref 4]				
Test Bench	Verilog				
Constraints File	XDC				
Simulation Model	Verilog Behavioral				
Supported S/W Driver ⁽²⁾	N/A				
	Tested Design Flows ⁽⁴⁾				
Design Entry	Vivado [®] Design Suite IP Integrator				
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide.				
Synthesis	Vivado Synthesis				
	Support				
Provided by Xilinx @ www.xilinx.com/support					

Notes:

- For a complete listing of supported devices, see the Vivado IP Catalog.
- Standalone driver details can be found in the SDK directory (<install_directory>/doc/usenglish/xilinx_drivers.htm). Linux OS and driver support information is available from //wiki.xilinx.com.
- Example designs are provided in FPGA device-specific application notes
- 4. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.



Overview

The Asynchronous Sample Rate Converter (ASRC) core, shown in Figure 1-1, consists of two main functional units: Ratio Control and Resampler. The Ratio Control function provides ratio detection and input sample storage. The Resampler function interpolates the correct phase of the filter. Its FIR filter applies the calculated filter coefficients to the set of input samples to form an output sample.




Figure 1-1: ASRC Top-Level Block Diagram

The Hardware Description Language (HDL) code implementing the ASRC core breaks these functions down into modules with functional boundaries. See Functional Description, page 11, for details about the functional blocks, and Modules, page 43, for descriptions of the modules and how they fit together.

Feature Summary

The fully asynchronous ASRC core converts stereo audio from one sample frequency to another. The input and output audio word width is 24 bits. Input and output sample frequencies can be an arbitrary fraction of one another or the same frequency, but based on different clocks.

Input rates range from 8 kHz to 192 kHz, continuous. Output rates range from 8 kHz to 192 kHz, continuous. The output is a band-limited version of the input, resampled to match



the output sample timing. Conversion ratio ranges from 1:7.5 (down) to 8:1 (up), continuous.

The core provides sample clock jitter rejection. It retains full performance over the AES3 jitter tolerance curve.

The core uses a DSP48 slice as its main math element, and block RAM for input sample buffers and storage of the prototype filter.

Licensing and Ordering Information

This Xilinx LogiCORE IP module is provided at no additional cost with the Xilinx Vivado Design Suite under the terms of the Xilinx End User License. Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For les rep. information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.





Product Specification

Performance

Maximum Frequencies

Table 2-1 lists the clock frequency performance for Virtex®-7, Kintex ™-7, Artix ™-7, Zyng™-7000 FPGAs,

Table 2-1: Clock Frequency Performance

Device Family	Speed	Processing Clock Frequency (mclk)	General Maximum Sample Frequency
Virtex-7	1	281 MHz	208 KHz
Kintex-7	1	274 MHz	200 KHz
Artix-7	1	204 MHz	148 KHz
Zynq-7000	1	281 MHz	208 KHz

Latency

For any given conversion ratio, the latency of the design is fixed. It is determined by the phase delay of the FIR filter and fill level of the input FIFO.

The FIFO level is fixed at 16, but the size of the FIR filter, and consequently its phase delay, vary in the case of down-conversion. Therefore, the formula for latency depends on whether the sample rate converted is performing up-conversion or down-conversion.

The formula for determining up-conversion latency is given in Equation 2-1. The filter length is 64. Therefore, the phase delay is 32 sample periods. The latency in milliseconds depends on the input sample frequency.

Latency = phase delay + FIFO delay = 32 + 16 = 48 input sample periods

The equation for down-conversion latency is given in Equation 2-2. For down-conversion, because the filter is spread across more samples, the phase delay and subsequently the latency are longer in terms of the number of input samples.

Latency = phase delay + FIFO delay = (32 * fsout/fsin) + 16

Equation 2-2

Equation 2-1



Latency Example 1

```
48 kHz: 48 kHz conversion:
Latency = 32 + 16
       = 48 input sample periods
       = 1 \text{ ms}
```

Latency Example 2

```
48 kHz: 96 kHz up-conversion:
Latency = 32 + 16
         48 input sample periods
```

Latency Example 3

```
up-conversion:
32 kHz: 48 kHz
Latency
                  sample periods
```

Latency Example 4

```
96 kHz: 48 kHz down-conve
Latency = 32 \cdot 2 + 16
       = 80 input sample period
        = 0.83 \text{ ms}
```

Latency Example 5

```
48 kHz: 44.1 kHz down-conversion:
Latency = 32 \cdot 48/44.1 + 16
       = 50.83 input samples
        = 1.06 \text{ ms}
```

24 In cases of changing frequency, the latency changes smoothly as specified in Equation 2-1 and Equation 2-2. For up-conversion, changes in input sample frequency result in changes in latency, while changes in output sample frequency do not. For down-conversion, changes in input or output sample frequency result in changes in latency.

Throughput

The throughput of the ASRC core is determined by the input sample rate and the output sample rate. These, in turn, are limited by the processing clock frequency. See Clock Frequencies in Chapter 5 for more information.





Resource Utilization

Resources required for the ASRC core are listed for the Artix-7, Kintex-7, Virtex-7, and Zynq-7000 families in Table 2-2. These values were generated using Vivado design tools.

Table 2-2: Resource Utilization

Family	LUTs	FFs	LUT-FF Pairs	Slices	36K Bram	18K Bram	DSP 48
Virtex7	1785	2694	2674	868	2	1	12
Kintex7	1785	2694	2540	790	2	1	12
Artix7	1754	2684	2491	775	2	1	12
Zynq	1782	2693	2538	792	2	1	12

Port Descriptions

Table 2-3 defines the ports for the ASRC core.

Table 2-3: ASRC Ports

Name	I/O	Width	Description
mclk	I	1	High frequency processing clock
clkin	I	1	Sample rate pulse for input samples
clkout	I	1	Sample rate pulse for output samples
reset	I	1	Asynchronous reset
manual_ratio_en	I	1	 Manual ratio control enable. 1 = manual mode, use manual_ratio; 0 = use automatic ratio tracking based on the frequency of clkin and clkout
manual_ratio	I	26	Manual ratio for manual ratio mode. Fin/Fout. The format is unsigned 4.22
input_sample_1a	I	24	Input samples for stereo pair 1 channel a Sampled at clkin.
input_sample_1b	I	24	Input samples for stereo pair 1 channel b. Sampled at clkin.
output_sample_1a	0	24	Output samples for stereo pair 1, channel a. Valid at clkout.
output_sample_1b	0	24	Output samples for stereo pair 1, channel b. Valid at clkout.
fifo_level_out	0	9	Input FIFO fill level. Useful for manual ratio management.
calc_ratio_out	0	26	The calculated ratio Fclkout/Fclkin. The format is unsigned 4.22.



Table 2-3: ASRC Ports (Cont'd)

Name	I/O	Width	Description	
locked	0	1	 Indicates that ratio tracking is in a locked state. That the input FIFO level is within the prescribed threshold and stable. 1 = locked 0 = not locked 	
fifo_overflow	0	1	The level of the input FIFO is beyond the safe operating range, and therefore, loss of input samples is likely. • 1 = overflow • 0 = no overflow	





Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the Asynchronous Sample Rate Converter core.

Functional Description

This section discusses the functional blocks found in the ASRC core, including:

- Ratio Control
- Input Sample Storage
- Resampler Functional Block
- Control

Ratio Control

Ratio control can be manual or automatic. In some applications, it is desirable to tweak the ratio according to an algorithm with factors other than just the audio input and output rates: for example, controlling the audio-to-video latency within a frame synchronizer. This also allows the core to be used as a fixed-rate converter.

Manual Ratio Control

For manual ratio control, the ratio is controlled externally and input directly into the ASRC. The values used for automatic ratio adjustment, the calculated ratio and the FIFO fill level from the input FIFO, are provided as outputs for status monitoring, and to facilitate external control.

Automatic Ratio Control

For automatic ratio control, a sophisticated feedback control system is used to track rate changes under varispeed conditions, yet provide stable and high-quality conversion under steady-state conditions.

Automatic ratio control uses one of two algorithms depending on whether the input rate is changing. At startup, and whenever the input or output rate changes, rate-change tracking



(varispeed) mode is used to quickly adjust to the correct ratio, and to adjust the level of the input FIFO to the proper level. In this mode, the ratio correction term grows exponentially with error to quickly track large rate changes and reduce the error to low levels. See Figure 3-1.




Figure 3-1: Error Correction Curves

Locked Mode

After a small error has been achieved and the ratio is stable, an automatic switch is made to locked mode. The locked mode:

- Limits the amount and rate of change of the ratio to achieve maximum audio quality.
- Can track small drifts in the clock frequencies.

However, if a large rate change occurs, the error term exceeds the locked range, and the mode automatically shifts to rate change tracking. When a small error is achieved and the ratio is stable, the switch to locked mode occurs again. In this manner, changes in the sample frequencies, large and small, are continuously and smoothly tracked.

The input samples are buffered by the ring_buffer_gold module in the Ratio Control block. When a new output sample is required, the set of input samples required for the FIR filter convolution are sent to the resampler.

Ratio Detection

The Ratio Detection block is implemented in the ratio_calc and ratio_filt modules of the core. A ratio is computed by measuring the period of the input and output clock with a high-frequency clock that, in general, is not related to either the input or output clocks. This is shown in the top section of Figure 3-2.






Figure 3-2: Ratio Detection Block Diagram

To improve the accuracy of this calculation and mitigate the effects of jitter, the input and output clocks are measured over 1024 cycles. The input period is divided by the output period to obtain a calculated ratio.

To further attenuate sample clock jitter, the calculated ratio passes through a moving-average filter contained in the ratio_filt module. The moving-average filter is applied only during locked mode, when the input frequency is stable. In frequency tracking mode, the moving-average filter is bypassed. The most current calculated ratio is used for ratio regulation in this mode.

To regulate the level of the input FIFO (and thus the latency), the FIFO fill level is compared with a reference level in the regulation section. The difference is used as an error signal to adjust the ratio. Because the ratio determines the position of each new output sample relative to the input samples, it effectively controls the speed at which input samples are processed.



Ratio Calculation

Figure 3-3 illustrates how the input period measurement is made. The input_count block counts input clocks on each rising edge. The max count specifies how many input clocks to count before resetting the counter. It is a parameter in the core and is nominally set to 1024. The term_cnt_in signal pulses once every max_count + 1 input clocks. This signal resets the in_period counter as well as input_count. The in_period counter counts the number of malk cycles (malk is the high-frequency processing clock) that occur during max count + 1 input clocks.

At every pulse of term_cnt_in, the in_period_sync register stores the latest in period count, and the counting begins again. The in period count resets to one so that the resulting count is the actual number of mclk cycles over the specified period, not number of cycles - 1. The in_period_sync value is shifted right by four and sent to the sample storage section as in_period_div16.




Figure 3-3: Ratio Calculation Detailed Block Diagram

The timing diagram in Figure 3-4 illustrates the operation of the ratio calculation section for the clk_in period measurement.






Figure 3-4: Input Period Measurement Waveforms with max_count = 4

The output clock period is measured in the same fashion. The ratio is calculated based on the timing of the output clock. To obtain the calculated ratio, calc_ratio, in_period_sync is divided by out_period_sync. This is done by divide_sign_fract, a multicycle pipelined divider in the timing_control_multi_ch module. The calc_ratio signal is sent to the ratio regulation section. The calc_ratio signal allows for a range of 0 to 15 with 22 fractional bits. The calculated ratio is used internally for automatic ratio tracking, and is also output from the ASRC core to facilitate external control, if manual ratio mode is selected.

Ratio Filtering for Jitter Tolerance

The AES3-2003 standard [Ref 1] specifies jitter tolerance for AES receivers. This curve is shown in Figure 3-5. The AES receiver must recover the data correctly in the presence of jitter. This jitter in the timing of the audio data is propagated to the sample rate converter. Therefore, the SRC should also have jitter tolerance equivalent to that of the AES receiver.




Figure 3-5: Jitter Tolerance Curve

In the core, the ratio is filtered for added jitter tolerance. During locked mode operation, the calculated ratio is filtered using a moving-average FIR filter to prevent short-term





variations in sampling frequency from causing harmonic distortion in the output sample stream. In other words, it attenuates the effects of input sample clock jitter. The result is no increase in distortion in the presence of jitter. Full performance is retained over the entire range of the AES3-2003 Jitter Tolerance Curve.

Figure 3-6 is a block diagram of the ratio filter. It is a recursive implementation requiring only one add and one subtract. As each new data point enters, it is added into the average and the oldest data is subtracted. A shift register is used for the storage element. A 16-location shift register is implemented very efficiently in SRL elements requiring only one LUT per input data bit. The calculated ratio has 4 integer and 22 fractional bits.

An additional bit of storage is used as a data valid to track data through the shift register. pre-loa. This bit is required for the pre-load function, which simultaneously bypasses the filter operation and pre-loads every location in the shift register with the current value of the input data.








Figure 3-6: Ratio Filter



When the ptr_reset input signal goes High, the preload_out flag is set High, indicating the block is in pre-load mode. The pre-load mode holds the data_in_reg, and the current data in this register is propagated directly to the moving_sum register and on to ave_out. At the same time, the shift register enable is forced active, and the shift register begins shifting in the value data_in_reg. The pre-load bit also shifts through the shift register each time in parallel with the data. When the shift register has shifted the input value through every location, the pre-load bit is at the output of the shift register in the form of preload_out. This indicates that the pre-load cycle is complete. The contents of the shift register and the output register all equal the current input value in data_in_reg. This forces a reset of the pre-load register, which returns the module to normal filtering mode.

This pre-load functionality is used to bypass the moving-average filter when the ratio section is not locked (frequency tracking mode). This allows for better tracking and faster lock. When locked mode is entered, each new ratio calculated is averaged with the values pre-loaded in the shift register. The term_cnt_in input signals that a new input clock count has completed. The take_calc_ratio signal means a new output clock count has completed, as well as a divide operation to obtain calc_ratio. The combination of term_cnt_in and take_calc_ratio is used to form take_new_ratio, meaning a new data value can be taken into the moving average filter.

Ratio Regulation

The ratio regulation section adjusts the calculated ratio to regulate the input FIFO level (see Figure 3-7). The current fifo_level is compared with the target level, fifo_setpoint. The difference is used as an error_term that adds an offset to calc_ratio. The error term is conditioned separately for locked mode and rate change mode. Parameters in the HDL specify the gain in the error term, the error dead zone, and restrictions in the ratio slew rate, if any. These parameters establish the trade-off between tight sample rate tracking and harmonic distortion performance. The trade-off for extremely tight rate-change tracking is the presence of harmonic distortion components caused by the frequent, though minute, rate adjustments.

A small dead zone in the error term (that is, an error threshold below which no adjustment is made to the ratio) makes rate adjustments happen less often. This reduces the distortion component of the rate change. However, rate-change tracking is slower and less accurate.

For locked mode, the default settings in the core:

- Allow a small dead zone (1/4 input-sample time).
- Add no additional gain.
- Allow one LSB step of rate change per output sample.

The frequency-rate tracking mode has no dead zone and no additional gain. This balance:

Allows good rate-change slew.



- Allows quick, reliable recovery from loss of input.
- Provides good jitter rejection.

The amount and rate of the offset from the calculated ratio depends on whether or not locked mode is engaged. To enter locked mode, error_term must be less than four input samples for five consecutive term_count_out times. Unlocked mode (also called rate-change tracking mode) is entered any time the error is more than six samples.




Figure 3-7: Detailed Block Diagram of Ratio Regulation Section

In the rate-change tracking mode, the error term is added directly to calc_ratio. It also has an exponential gain such that the correction factor is multiplied at higher error ratios. This facilitates faster locking at start-up and after frequency changes without dropping or repeating samples.

In the locked mode, the error term is used to increment or decrement the ratio at a maximum rate of one LSB per output sample. The current reg_ratio is fed back and compared with the target ratio, sum lock. If the target is different from reg ratio, 1 is either added to or subtracted from the current ratio. The reg_ratio value is updated when the set of input samples used for the convolution changes, indicated by a pulse on move_start_ptr with a non-zero value of start_ptr_step. This limits the slew rate of the ratio to 0.24 ppm per output sample for optimal audio performance.



This mode can track slow frequency variations because calc_ratio is periodically updated, and the FIFO level is updated every output sample with subsample accuracy. This is discussed in the description of the ratio control functional block.

This high degree of accuracy of fifo_level also enables the ratio detection circuit to maintain a deterministic latency when the clocks are stable.

That is, for given input and output sample rates:

- The latency varies by only a fraction of a sample time.
- The latency for any two instances of the SRC is the same to within a fraction of a sample time.

Lock Status Indicators

Two top-level output signals indicate the status of the ratio control section: locked and fifo_overflow. These two signals can be used to mute the audio when:

- The sample rate converter is outside its bounds of normal operation, or
- The input sample rate is changing.

When locked is High, the ratio control is in locked mode, with minimal FIFO level error and maximum audio quality.

When locked is Low, rate-change mode is active, meaning a more aggressive rate change tracking and correspondingly lowered THD + N performance. The fifo_overflow signal indicates that the input sample FIFO has overflowed or underflowed, and therefore the output audio is corrupted. This could occur at the application or removal of the input audio stream or during extremely sharp sample rate changes.

Audio quality is severely compromised when fifo_overflow is asserted. Depending on the application, rate-change tracking mode audio might or might not be acceptable. These two status bits are provided so that muting can be performed externally when instability in the sample rates could cause unacceptable distortions.

Input Sample Storage

The input samples are stored in a ring buffer as shown in Figure 3-8, implemented in block RAM. Two data words of 24 bits each (one for each channel of the channel pair) can be stored per memory location. The ring buffer is 48 bits wide x 512 locations deep, enough to accommodate spreading the prototype filter by a factor of 7.5 plus space to act as an input FIFO.








Figure 3-8: Ring Buffer

Two pointers (the write pointer and the start pointer) move through the addresses in the buffer in circular fashion. They designate the locations into which input samples are to be written, and out of which input samples are to be read for the filtering operation.

Input samples are stored as they are received at the location indicated by write_ptr. The pointer is incremented each time a new sample is received. The first sample to be used in the FIR filter is indicated by start_ptr.

For each output sample, a set of input samples is sent to the FIR filter, starting with the newest (at start_ptr) to the oldest (at end). The start_ptr is updated each time a new output sample is created.

The locations between write_ptr and start_ptr serve as an input FIFO. The difference between the two pointers is used as the fifo level value. This is used as a feedback mechanism for the ratio.

The net effect is to change slightly the rate at which input samples are used to keep the FIFO at a predetermined level. The level is nominally 16 locations. The fifo_level value is also output from the ASRC core to facilitate external control, if manual ratio mode is selected.

Input Storage

Figure 3-9 is a block diagram of the input storage section. The ring buffer consists of the buffer memory (using dual-port block memory) and control logic for reading and writing. For the write port, a write-enable pulse write_en is produced on the rising edge of clkin, the input sample clock. This pulse is used to write sample data into memory and increment the address counter to the next address.






Figure 3-9: Input Buffer Storage Block Diagram

For the read port, go_fir indicates the start of a new FIR operation to produce an output sample. This resets read_addr to the start_ptr value. The fetch_sample signal pulses once for each input sample used in the convolution. Each time it pulses, read_addr is decremented. This sends sample data to the FIR filter in the newest-to-oldest order shown in Figure 3-8. The read control also generates an integer, start_ptr. The movement of this pointer is controlled by move_start_ptr and start_ptr_step. When move start ptr pulses, start ptr is increased by start ptr step. The outputs of this section are input samples, read_data, and a data_valid flag.

Because write_ptr and start_ptr are updating at different times and possibly in different increments, the difference between them can vary widely, even if the ratio is correct and the input and output rates are perfectly stable. For example, if the ASRC core is performing a down-conversion by a factor of four, the write pointer increments four times during the time the start_ptr moves just once. For this reason, fifo_level varies by three over the period of a single output cycle. To reduce such fluctuations, fifo_level is updated only after start_ptr is updated.

The fifo_level is calculated to an accuracy of 1/16th of a sample by creating sub-sample accurate write and start pointers. As shown in Figure 3-10, the fractional bits for start_ptr come from the inverse of delta_in_ctr_i. This signal indicates the position of the current output sample with respect to input samples. For this reason, it represents a fractional start position. These bits are appended to start_ptr to form start_ptr_subsamp.






Figure 3-10: FIFO Level Calculation with Fractional Bits

The circuit in Figure 3-10 shows how the fractional bits for write_ptr are created. The in_period_sync register of the ratio calculation section contains an accurate count of the number of mclk periods in 1024 input clocks (the nominal max_count). This number is right-shifted so as to obtain the number of mclk periods in 1/16th of an input period. This number (in_period_div16) is subject to truncation errors, but it is accurate enough to use to create fractional write_ptr bits. The value in_period_div16 is used as the terminal count for the fract_period_cnt counter. The fract_period_cnt counter, then, pulses every 1/16 input sample. It is resynchronized to the updating of the write pointer by write_en, the write enable to the ring buffer. The delta_in_count counter counts each 1/16 of an input sample time. This count saturates at 15, waiting for write_en to provide a reset. For this reason, subsample bits are created for write_ptr and appended to form write ptr subsamp.

The difference between write_ptr_subsamp and start_ptr_subsamp determines fifo level with four fractional bits. This fifo level changes only when start ptris updated and fed back to the ratio regulation section.

Clock Domain Considerations

The rising edge of the input and output clock must be detected in several places. Because the processing clock mclk is asynchronous to both the input and output clocks, the handling of control signals and of data crossing these clock boundaries must be done with care.

First, the pulse width of the input clock and output clock must be wide enough that they are reliably sampled by mclk. Metastability can occur on occasion at clock boundaries and



should be properly handled. For example, the rising edge of the input clock is detected in the mclk clock domain. Rarely, the first register in the mclk domain experiences metastability. Except for extremely rare cases, measured in decades per event, the output of the first register settles and meets the setup requirements of the second register, so the output of the second register can be assumed to be reliable and likewise for the third register.

For this reason, these can be used to detect the rising edge of the asynchronous input. Figure 3-11 shows a simple circuit that synchronizes the inputs into a new clock domain through reg 1 and reg 2, then detects the rising edge when the input to reg 3 is High, but the output is still Low. This circuit is used in the core as the interface to the input and output sample clocks.




Figure 3-11: Rising Edge Detect

Resampler Functional Block

The resampler creates a set of samples from the input samples based on the output-to-input ratio produced by the Ratio Detection section. Two major computational tasks are required to produce each output sample:

- Interpolate filter coefficients for the convolution based on the prototype filter.
- Perform the convolution of the interpolated coefficients with the corresponding set of input samples.






Figure 3-12: Resampler

Prototype Filter

The prototype filter was designed using the Filter Design and Analysis tool of MATLAB®. It is a low-pass equiripple filter consisting of 64 phases of 64 taps each. This is done with a filter order of 4096 and frequency specifications of 1/64 of the desired response of each phase. The resulting coefficients are scaled by a factor of 64 to fully utilize the coefficient bit width and to maintain the signal amplitude. The prototype filter is symmetric, so only half of the coefficients are stored. Because the filter is of order 4096, there are actually 4097 coefficients. The center coefficient is stored in a 24-bit register, and the rest are stored in block RAM of size 2048 x 24.

The transition band of the filter is symmetric about the Nyquist frequency:

```
wpass = Nyquist - 9.3%
wstop = Nyquist + 9.3%
```

The resulting filter has a passband of 0.4535 times the sampling rate and a stop band of 0.5465 times the sampling rate.

This yields a passband of 20 kHz for a sampling rate of 44.1 kHz, for example. The parameters used for the prototype filter in the core are shown in Table 3-1.

Table 3-1: Prototype Filter Parameters

Parameter	Value	Comment
Response Type	Low pass	
Design Method	Equiripple	
Filter Order	4096	
Frequency specification wpass	1/64 * 2 * 0.4535	Normalized





Table 3-1: Prototype Filter Parameters (Cont'd)

Parameter	Value	Comment
Frequency specification wstop	1/64 * 2 * 0.5465	Normalized
Magnitude specification wpass	1	
Magnitude specification wstop	50000	
Density Factor	16	
Passband Ripple	+016 dB	
Stopband Attenuation	149 dB	

Figure 3-13 shows the frequency response of the resulting filter.




Figure 3-13: Prototype Filter Frequency Response

Figure 3-14 and Figure 3-15 show calculated and measured details of the transition band, respectively, based on measurements through the sample rate converter performing a 48 kHz-to-48 kHz asynchronous conversion.




Figure 3-14: Detail of Prototype Filter Transition Band, Calculated






Figure 3-15: Detail of Prototype Filter Transition Band, Measured

Figure 3-16 and Figure 3-17 show calculated and measured details of the passband, respectively, based on measurements through the sample rate converter performing a 48 kHz-to-48 kHz asynchronous conversion.




Figure 3-16: Detail of Prototype Filter Pass Band, Calculated






Figure 3-17: Detail of Prototype Filter Pass Band, Measured

Coefficient Interpolation

The filter coefficients are interpolated with a third-order Lagrange interpolation according to the equation:

$$y = [-(\Delta - 1)(\Delta - 2)(\Delta - 3)/6]h0$$

$$+ [\Delta(\Delta - 2)(\Delta - 3)/2]h1$$

$$+ [-\Delta(\Delta - 1)(\Delta - 3)/2]h2$$

$$+ [\Delta(\Delta - 1)(\Delta - 2)/6]h3$$

Equation 3-1

where h0, h1, h2, and h3 are four adjacent stored coefficients. Δ represents the difference between the location of the coefficients to be calculated (marked with an X) and h0, shown in Figure 3-18.




Figure 3-18: Third Order Lagrange Interpolation

To minimize the number of multiplications, the equation is factored to:

$$y = (\Delta - 2)^*(\Delta - 3)/2^*[-(\Delta - 1)^*h0/3 + \Delta^*h1]$$

+ \Delta^*(\Delta - 1)/2^*[-(\Delta - 3)^*h2 + (\Delta - 2)^*h3/3]

Equation 3-2

The multiplications are performed using 18 x 18 multiplier blocks configured with four 18x18 multipliers in DSP48 elements. Input multiplexers and output registers for storage of intermediate results are used in conjunction with the multipliers to form multiply/adder



units. Two multiply/adder units are used in parallel for the coefficient interpolation. Each unit operates in a 16-state sequence consisting of four 4-state multiplies.

Figure 3-19 is a block diagram of the coefficient interpolator. The cf_if input is the conversion factor from input samples to filter coefficients. This tells how many coefficients correspond to the distance between input samples.

- For up-conversion, cf_if is 16.
- For down-conversion, cf_if is 16 times the ratio of output rate to input rate.




Figure 3-19: Coefficient Interpolator

The input, first_sample_f, has the location of the first input sample to be used in the convolution relative to the stored filter coefficients. The curr pos accum register keeps track of the location of each coefficient to be accumulated relative to the stored coefficients.

When a new output sample calculation is started, curr_pos_accum is initialized with first_sample_f. As a new filter coefficient is interpolated, curr_pos_accum is incremented by cf_if. This continues until the end of the stored prototype filter is reached, indicating that all the required coefficients have been interpolated and, consequently, the convolution is complete.

The output of curr_pos_accum is the current position of the filter coefficient in filter space. The integer portion of this quantity is the address of the left-most stored filter coefficient to be used in the Lagrange interpolation. The fractional portion is the delta value to be used in the interpolation.

The four coefficients used in the interpolation (h0, h1, h2, and h3) are retrieved serially and stored in registers during the 16-state interpolation.

In the same way, several factors are calculated from the Δ variable and stored in registers during interpolation. The Δ related values, along with the associated stored coefficients, are sent to the two 35 x 35 multiply/add units.



The multiply/add units operate in parallel. These units multiply and sum the terms of the Lagrange interpolation. There is one final addition to produce the interpolated coefficient that is used in the FIR operation, coef_fir, as given by Figure 3-20.

As each FIR coefficient is calculated, it is accumulated in the coefficient accumulator to form coef_accum, which is subsequently used to normalize the result of the convolution.

- In the case of downsampling, the final coef_accum of the convolution is virtually equal to the inverse of the scaling factor required to compensate for the increased length of the convolution.
- In the case of upsampling, the final coef_accum is virtually equal to 1 and serves to compensate for small amplitude distortions that might otherwise occur.

FIR Filter

A block diagram of the FIR Filter section is shown in Figure 3-20.




Figure 3-20: FIR Filter Block Diagram

The FIR Filter section has three distinct functions:

- 1. Implements the resampling FIR filter for each of four channels.
- 2. Performs the sample normalization for each output sample, after the FIR operation is complete.
- 3. Serves as a general-purpose multiplier for the control section.





For FIR operation, it operates in parallel with coefficient interpolation. As each coefficient is interpolated (labeled coef_fir in the figure):

- 1. It is multiplied by the corresponding input sample (isamp A, B, C, or D).
- 2. The result is accumulated.

A 35 x 35 multiplier in the FIR Filter unit performs the multiply operations. The multiplier operates on the same 16-cycle sequence as the multipliers in the coefficient interpolator.

Figure 3-21 shows the sequence of operations in this multiplier. Each of the labeled cycles consists of four clocks to perform a 35 x 35 multiply. There are separate accumulators for each channel. At the end of the convolution, each accumulator holds the result of the convolution.




Figure 3-21: Multiplier Cycles for FIR Filter

For sample normalization, the accumulated sample values (osamp_accum_a, osamp_accum_b, osamp_accum_c, or osamp_accum_d) are passed back through the multiplier. They are each multiplied by the inverse of the sum of the coefficients (inv_sum). This normalizes the output samples, negating gain that might otherwise occur particularly in a downconvert situation.

Because the coefficient sum can have a value from near 1 up to about 8 (in the case of down conversion by the maximum factor of 7.75), a floating-point scheme is used to preserve all significant bits through the multiply operation. The inverse sum (inv_sum) is block-normalized prior to being sent to the FIR Filter section. The sum shift input denotes the number of non-zero integer bits and how much inv_sum was shifted to the right. Therefore, the result of the multiply must be scaled to compensate for this. Because the sum that was shifted to the right has been inverted before the multiply, the result of the multiply is also shifted to the right to compensate. This is shown in as the scale operation in Figure 3-20.

A rounding operation (nearest, away from zero) to 24 bits is provided, with a corresponding enable. Because the best linearity at low amplitude is obtained with this rounding disabled, it is disabled in the core.

An extra most-significant integer bit is carried through the normalization process to detect an overflow condition. If the input has high-amplitude waves with frequency components above the Nyquist rate (Fs/2), the ringing induced on the sample-rate-converted wave can cause some computed samples to exceed full-scale. In this case, the overflow is detected, and the output sample values are clamped to the maximum full scale value, either positive or negative.



This is shown as the clamp operation in Figure 3-20. Though this causes some additional distortion, it is less severe than toggling the sign bit, which would happen in the absence of clamping. Clamping, and the resulting distortion, does not come in to play in normal operation in which the input waveform frequencies are below the Nyquist rate.

The final result (after scaling, rounding, and clamping) is stored in the final output sample registers. These registers are the outputs of the top-level module.

Up to four audio channels (A, B, C, and D) are accommodated. More channels are accommodated by adding additional instances.

The third function is a general-purpose multiplier for the control section. This function is enabled by the aux_sel input. An auxiliary set of inputs and outputs allows this unit to perform the additional, unrelated multiplications. These auxiliary multiplications are used by the control section for such functions as converting locations from input sample space to filter coefficient space. The output of the auxiliary multiplies appears on the prod_out output.

Signed Fractional Divider

The divide_sign_fract module is a signed 27 x 27 multicycle pipelined divider with 25 fractional output bits and a latency of 53 states. This module:

- Produces the ratio and 1/ratio.
- Produces the inverse of the sum of coefficients (1/ coef_accum) that is used to normalize the result of the sample accumulation. This normalization is performed in the FIR Filter section.

The accuracy of these calculations directly affects the quality of the sample rate conversion. For this reason, a high degree of precision is required. Because the divide operations are done infrequently compared to other operations, the divider is optimized for minimum area, and as a result, low throughput.

A round_en input to this module allows the signed fractional result be rounded to 24 bits. If enabled, the rounding function is round nearest, away from zero. In the core, this rounding is enabled.

Control

The high-level control is contained in the timing_control_multi_ch module. The output sample clock starts the sample calculation sequence. Each time an output sample is taken, as indicated by output_clk, a new one is calculated.

While ratio detection operates more or less continuously, the resampler operates in bursts. The resampler interpolates a filter phase, performs the convolution each time an output sample is taken. It then idles until the next sample is taken and a new one can be calculated.




The idle time can be very short (for example: the output rate is very high), or the majority of the time (for example, the output rate is low, and the ratio is near 1:1)

The computation starts at the rising edge of the output sample clock and terminates when the end of the prototype filter is reached.

Timing Control State Machine

The timing control state machine controls the creation of an output sample.

Figure 3-22 is a basic diagram of the state machine.



The state register holds the current state. A count associated with each state determines the minimum time that each state lasts. State changes occur only when this delay is met. This is determined by the point at which the state delay count times out (indicated by state_dly_tc). The status inputs and the current state determine whether a state change occurs.

The main purposes of the state machine are to:

Control access to shared multiply and divide resources



- Sequence the data
- Load the results into registers at the proper time.

The current state, control bits, and state counter all contribute to the control and timing of these calculations.

Figure 3-23 shows the state diagram of the top-level control state machine in the timing_control_multi_ch module.




Figure 3-23: Top-Level Control State Machine

Timing Control State Machine States

This section discusses the timing control state machine states:

- **RATIO State**
- **POSITIONS State**
- FIR State
- **SCALE State**
- **ATTENUATE State**



RATIO State

The initial state is RATIO. In the RATIO state, the signed fractional divider calculates the ratio from the most recent in period sync and out period sync values. The state machine remains in the RATIO state until the get_new_sample signal asserts in response to the rising edge of clkout.

POSITIONS State

In the POSITIONS state, a new position for the output sample relative to the input samples is calculated based on the ratio. The two sources are the regulated ratio (ratio) and the manual ratio (manual_ratio). The start position in the prototype filter is also calculated. The auxiliary functionality of the multiplier in the FIR filter section is used in some of these calculations.

FIR State

The bulk of the calculations happen during the FIR state. In the FIR state:

- The go_fir signal pulses to indicate the start of a new FIR filter sequence.
- The resampler is reset and enabled to interpolate and apply filter coefficients to the input samples.
- The result is a single output sample

The state machine remains in this state until the osamp_done signal is asserted by the resampler indicating that the prototype filter has been traversed, and the FIR filter operation is completed.

SCALE State

The SCALE state uses divide_sign_fract to normalize the accumulated results of the FIR filter. It does so by dividing the accumulated results of the FIR by the accumulated coefficients (coef_sum). Each audio channel is normalized and clamped independently to produce the final output sample value.

ATTENUATE State

The optional ATTENUATE state is included as a state in which attenuation of the output can be performed for fade out or fade in, or overall magnitude control. The auxiliary multiplier functionality can be used to accomplish this.



Clocking

All data processing in the Asynchronous Sample Rate Converter (ASRC) core is done in the mclk (high-speed processing clock) domain. In general, the mclk domain has no relationship to either the input or output clock.

The input and output sample clocks are treated as enables that specify when input data is valid and when output data is taken. The period of the sample clocks is used to determine the conversion ratio.

Timing Requirements for Input Samples

Figure 3-24 shows the timing requirements for input samples. The clkin signal is resampled in the mclk domain with the circuit shown in Figure 3-11, page 24. The rising edge is used to determine when data is valid. Therefore, setup and hold times are specified in terms of output timing periods.




Figure 3-24: Input Timing

Relative to the rising edge of clkin, the setup requirement is zero mclk periods, and the hold requirement is five mclk periods.

For accurate edge detection, the clkin signal must be High for a minimum of five mclkperiods and Low for a minimum of five mclk periods.



Timing Requirements for Output Samples

Figure 3-25 shows the timing characteristics for output samples. Because they are created in the mclk domain, the timing specifications are also given in terms of mclk periods.




Figure 3-25: Output Timing

Relative to the rising edge of clkout, output sample data is valid a minimum of three mclk periods before alkout and remains valid until the next sample is presented.

The 100 mclk periods is given as a conservative minimum time that the output data is valid after the rising edge of cIkout. Like clkin, clkout (an input to the ASRC) is resampled in the mclk domain to determine the output sampling rate.

Because of this, clkout has a minimum High-time requirement of five mclk periods and a minimum Low time of five mclk periods.

Resets

In general, the core does not require resets. Whenever it is not locked to the input, the core continually resets itself and tries to acquire lock.

For this reason, the core resets itself and acquires lock automatically when valid input is applied. If the input audio stream is interrupted, the core resets itself and re-acquires lock when the input is restored.

A reset pin is available to force a reset if needed.



System Design Considerations

Audio Performance

This section discusses the performance of the core in terms of:

- THD+N
- Maximum Conversion Ratios
- Sample Frequency Ranges

THD+N

Typical overall THD+N performance is -133 dB. The performance varies somewhat according to the input and output sample rates and the frequency content of the signal, ranging from -125 dB to -139 dB. To illustrate the performance of the ASRC core, a 1 kHz sine tone was input into the ASRC core for two particular conversion ratios in the presence of worst-case jitter:

- 48 kHz to 48 kHz
- 44.1 kHz to 48 kHz

A 64K point Fast Fourier Transform (FFT) was then taken of the output.

Figure 3-26 shows the FFT output for the 48 kHz-to-48 kHz ratio.




Figure 3-26: FFT for 48 kHz-to-48 kHz Asynchronous Conversion






Figure 3-27 shows the output for the 44.1 kHz-to-48 kHz conversion.

FFT for 44.1 kHz to 48 kHz Asynchronous Conversion

Table 3-2 lists performance measurements taken over several common ratios. Measurements were taken with a Prism Sound dScopeIII audio analyzer in the default THD+N measurement mode. Frequency was scanned from 20 Hz to 20 kHz. The readings hold over the jitter tolerance curve shown in Figure 3-5, page 15.

These are examples of possible conversions. The ASRC core allows for virtually infinite combinations of input and output frequencies within the maximum frequency and maximum ratio constraints.

lanut Ca	manla Franciana.	Output Sample Frequency (kHz)						
input Sa	imple Frequency	32	44.1	48	88.2	96		
	Min	-135	-125	-125	-125	-125		
32	Max	-137	-130	-137	-133	-137		
32	Тур	-136	-127	-130	-130	-135		
	1 kHz	-135	-128	-127	-131	-135		
	Min	-128	-133	-125	-126	-125		
44.1	Max	-135	-137	-135	-137	-133		
	Тур	-130	-136	-129	-136	-131		
	1 kHz	-131	-135	-126	-135	-129		

Table 3-2: THD+N Performance vs. Conversion Frequency



Output Sample Frequency (kHz) **Input Sample Frequency** 32 44.1 48 88.2 96 -125 -135 Min -126 -128 -127 Max -137 -131 -138 -132 -137 48 -132 -128 -136 -131 -136 Тур -128 1 kHz -133 -127 -136 -135 Min -130 -134 -129 -131 -128 -136 -137 -136 -137 -134 Max -132 -136 -131 -137 -131 Тур 1 kHz -133 -136 -129 -135 -130 Min -136 -129 -136 -128 -134 Max -139 -137 -133 -134 -138 96 -137 -131 -137 -132 -137 Тур

Table 3-2: THD+N Performance vs. Conversion Frequency (Cont'd)

Maximum Conversion Ratios

1 kHz

The maximum up-conversion ratio is 8:1. The maximum down-conversion ratio is 1:7.5. The range of the up-conversion is limited by the number of integer bits in the ratio calculation. The down-conversion ratio is limited by the amount of input sample storage memory and how much of this memory is allocated to the input FIFO.

-130

-136

-137

-129

-136

Sample Frequency Ranges

The sample frequency ranges, shown in Table 3-3, are valid for a design with a 250 MHz mclk.

Table 3-3: Sample Frequency Ranges

Input	Output
8 kHz to 196 kHz	8 kHz to 196 kHz

A slower or faster mclk reduces or increases both minimum and maximum sample frequency in approximate proportion to the change in mclk.

- The upper limit is a factor of processing clock frequency.
- The lower limit is a function of the width of the period counters and the processing clock frequency.



Customizing and Generating the Core

This chapter includes information about using Xilinx tools to customize and generate the core in the Vivado Design Suite environment.

Vivado Integrated Design Environment (IDE)

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog.
- 2. Double-click on the selected IP or select the Customize IP command from the toolbar or popup menu.

For details, see the sections, "Working with IP" and "Customizing IP for the Design" in the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 3] and the "Working with the Vivado IDE" section in the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 6].

If you are customizing and generating the core in the Vivado IP Integrator, see the Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator (UG994) [Ref 8] for detailed information. IP Integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value you can run the validate bd design command in the Tcl console.

Note: Figures in this chapter are illustrations of the Vivado IDE. This layout might vary from the current version.

Interface

The Asynchronous Sample Rate Converter (ASRC) core can be generated by instantiation, using the Vivado[®] design tools graphical user interface (GUI).






Figure 4-1: Asynchronous Sample Rate Converter Main Screen

The screen (Figure 4-1) shows a representation of the IP symbol on the left side and the parameters on the right, which are described as follows. There is only one user-selectable parameter:

Component Name: The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "_".



Output Files

For details, see "Generating IP Output Products" in the Vivado Design Suite User Guide: Designing with IP (UG896).

Modules

Table 4-1 defines the modules associated with the ASRC core.

Table 4-1: ASRC Modules

Module Name	Description			
v_asrc_v2_0	This top-level wrapper instantiates and connects the lower-level modules and provides the I/O interface.			
v_asrc_v2_0_timing_control_multi_ch	Contains the master state machine that controls the creation of each output sample. Instantiates the divider that is used for ratio calculation and normalizing the output samples.			
v_asrc_v2_0_divide_sign_fract	 27 x 27 bit signed serial divider. The quotient has 27 integer and 26 fractional bits. This divider is used to: calculate the ratio of output sample rate to input sample rate, and normalize output samples based on the sum of input coefficients. 			
v_asrc_v2_0_ring_buffer_gold	Pointers and control for the ring buffer memory. The ring buffer stores incoming samples and provides the sample stream to fir gold. One instance is required for each pair of channels.			
v_asrc_v2_0_buffer_mem_gold	48 x 512 dual-port RAM for the ring buffer.			
v_asrc_v2_0_ratio_calc	This module contains the counters for determining input and output sample rates. These rates are sent to the shared divider and the calculated ratio is returned. It also determines the feedback error term based on FIFO level and regulates the ratio accordingly.			
v_asrc_v2_0_ratio_filt	Instantiates moving_ave_26 and determines when a new ratio has been calculated, and when the filter should be bypassed.			
v_asrc_v2_0_moving_ave_26	Performs a 16-tap moving average filter on the calculated ratio.			
v_asrc_v2_0_filt_interp_gold	Performs the Lagrange interpolation on the prototype filter. Interpolates a filter coefficient for every input sample in the FIR filter operation.			
v_asrc_v2_0_filt_mem_gold	24 x 2048 single port ROM containing the prototype filter. The prototype filter is 4097 coefficients and symmetrical. The middle coefficient is stored separately.			



Table 4-1: ASRC Modules (Cont'd)

Module Name	Description
v_asrc_v2_0_mult35x35_hdl	35 x 35 multiplier using four DSP slices. The multipliers are inferred from HDL code.
v_asrc_v2_0_mult_one_third_dual	Constant coefficient multiplier implements a divide by 3 on a 24-bit number. Performs two multiplies in a time-slice fashion.
v_asrc_v2_0_fir_gold_4ch	Performs a 64-tap FIR filter for each output sample for up to four channels. One instance is required for each set of four channels. Data comes from filt_interp_gold. Coefficients come from filt_interp_gold.





Module Hierarchy

Figure 4-2 shows the hierarchy of the modules and their relation to the functional blocks.




Figure 4-2: Module Hierarchy and Relation to Functional Blocks



Constraining the Core

This chapter contains information about constraining the core in the Vivado™ Design Suite environment.

Required Constraints

The delivered Constraint File (XDC) provides constraints, specifically multicycle path constraints. These constraints ease timing on certain paths to make higher mclk performance possible.

The mclk is the only signal that is used as a clock. A sample of this constraint is included below. It should be modified according to the conversion ratios desired and the target device.

create_clock -name mclk -period 6.666 [get_ports mclk]

Device, Package, and Speed Grade Selections

The frequency of the processing clock (mclk) determines which range of audio frequencies can be converted. The device and speed grade selection should be made with the target mclk frequency in mind.

Clock Frequencies

The minimum required processing clock frequencies for up-conversion is shown in Equation 5-1.

Fmclk = Fsout * 1350

Equation 5-1

The minimum required frequency for down-conversion is shown in Equation 5-2.

Fmclk = Fsin * 1030 + Fsout * 295

Equation 5-2



For example, a down-conversion from 192 kHz to 48 kHz requires a clock frequency of 192 kHz x 1030 + 48 kHz x 295 = 221.72. See Performance in Chapter 2 for the clock frequency performance of the FPGA families.

Table 5-1 shows approximate clock frequencies required for some common conversions. These values reflect the formulas for up-conversion and down-conversion.

Table 5-1: Approximate Processing Clock Frequencies (MHz) Required for Various Conversions

32 44.1 48 88.2 96 144 192 32 45 60 65 120 130 195 260 44.1 55 60 65 120 130 195 260 48 60 65 65 120 130 195 260 88.2 105 105 110 120 130 195 260 96 110 115 115 125 130 195 260 144 160 165 165 175 180 195 260 192 210 215 215 225 230 245 260	Input Sample Frequency (kHz)	Output Sample Frequency (kHz)							
44.1 55 60 65 120 130 195 260 48 60 65 65 120 130 195 260 88.2 105 105 110 120 130 195 260 96 110 115 115 125 130 195 260 144 160 165 165 175 180 195 260 192 210 215 215 225 230 245 260	input Sample Frequency (kmz)	32	44.1	48	88.2	96	144	192	
48 60 65 65 120 130 195 260 88.2 105 105 110 120 130 195 260 96 110 115 115 125 130 195 260 144 160 165 165 175 180 195 260 192 210 215 215 225 230 245 260	32	45	60	65	120	130	195	260	
88.2 105 105 110 120 130 195 260 96 110 115 115 125 130 195 260 144 160 165 165 175 180 195 260 192 210 215 215 225 230 245 260	44.1	55	60	65	120	130	195	260	
96 110 115 115 125 130 195 260 144 160 165 165 175 180 195 260 192 210 215 215 225 230 245 260	48	60	65	65	120	130	195	260	
144 160 165 165 175 180 195 260 192 210 215 215 225 230 245 260	88.2	105	105	110	120	130	195	260	
192 210 215 215 225 230 245 260	96	110	115	115	125	130	195	260	
	144	160	165	165	175	180	195	260	
	192	210	215	215	225	230	245	260	





Simulation

For comprehensive information about Vivado® simulation components, as well as information about using supported third party tools, see the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 7].





Synthesis and Implementation

For details about synthesis and implementation, see "Synthesizing IP" and "Implementing IP" in the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 3].





Detailed Example Design

A detailed example design using the Asynchronous Sample Rate Converter is included in XAPP1014 Chapter 18 of XAPP1014 [Ref 4], Refer to the Reference Design section of this chapter for a detailed example of how this core may be used in a system.





Test Bench

This chapter contains information about the provided test bench in the Vivado® Design Suite environment.

Demonstration Test Bench

A demonstration test bench is provided with the core which enables you to observe core behavior in a typical scenario. This test bench is generated together with the core in Vivado Design Suite. You are encouraged to make simple modifications to the configurations and observe the changes in the waveform.

Directory and File Contents . .

The following files are expected to be generated in the in the demonstration test bench rate output directory:

The testbench

tb_<IP_instance_name>.v

The input data files:

- hex 1k 441.mif
- hex_20k_441.mif

The behavioral reference design:

- v_asrc_v2_0_mult35x35_hdl_ref.v
- v_asrc_v2_0_ring_buffer_gold_ref.v
- v_asrc_v2_0_moving_ave_26_ref.v
- v_asrc_v2_0_shift_reg_27x16_ref.v
- v_asrc_v2_0_fir_gold_4ch_ref.v
- v_asrc_v2_0_buffer_mem_gold_ref.v
- v_asrc_v2_0_filt_interp_gold_ref.v





- v_asrc_v2_0_filter_mem_gold_ref.v
- v_asrc_v2_0_ratio_calc_ref.v
- v_asrc_v2_0_mult_one_third_dual_ref.v
- v_asrc_v2_0_ref.v
- v_asrc_v2_0_ratio_filt_ref.v
- v_asrc_v2_0_divide_sign_fract_ref.v
- v_asrc_v2_0_timing_control_multi_ch_ref.v

Test Bench Structure

The top-level entity is tb_<IP_instance_name>.

It instantiates the following modules:

UDUT

The <IP> core instance under test.

• ref mod

The top level of reference behavioral verilog model. This reference model generates the √**e**rìic į golden data for comparison.



Migrating and Upgrading

This appendix contains information about migrating from an ISE design to the Vivado Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading their IP core, important details (where applicable) about any port changes and other impact to user logic are included.

Migrating to the Vivado Design Suite

For information about migration to Vivado Design Suite, see *ISE to Vivado Design Suite Migration Guide* (UG911) [Ref 2].

Upgrading in Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.

Parameter Changes

There are no parameter changes.

Port Changes

There are no port changes.

Other Changes

From v1.0 to v2.0 of the core, the following change took place:

Removed ISE support.



Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the Asynchronous Sample Rate Converter, the Xilinx Support web page (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for opening a Technical Support WebCase.

Documentation

This product guide is the main document associated with the Asynchronous Sample Rate Converter. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (www.xilinx.com/support) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Design Tools tab on the Downloads page (www.xilinx.com/download). For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core are listed below, and can also be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)





Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Answer Records for the Asynchronous Sample Rate Converter Core

AR 54516

Contacting Technical Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

Xilinx provides premier technical support for customers encountering issues that require additional assistance.

To contact Xilinx Technical Support:

- 1. Navigate to www.xilinx.com/support.
- 2. Open a WebCase by selecting the WebCase link located under Support Quick Links.

When opening a WebCase, include:

- Target FPGA including package and speed grade.
- All applicable Xilinx Design Tools and simulator software versions.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which file(s) to include with the WebCase.

Note: Access to WebCase is not available in all cases. Please login to the WebCase tool to see your specific support options.

Debug Tools

There are many tools available to address Asynchronous Sample Rate Converter design issues. It is important to know which tools are useful for debugging various situations.

Vivado Lab Tools

Vivado inserts logic analyzer and virtual I/O cores directly into your design. Vivado Lab Tools allows you to set trigger conditions to capture application and integrated block port





signals in hardware. Captured signals can then be analyzed. This feature represents the functionality in the Vivado IDE that is used for logic debugging and validation of a design running in Xilinx FPGA devices in hardware.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

Hardware Debug

This section provides debug steps for common issues. The ChipScope debugging tool is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the ChipScope debugging tool for debugging the specific problems.

Details are provided on:

- General Checks
- ASRC specific debug tips.

General Checks

Ensure that all the timing constraints for the core were properly incorporated and that all constraints were met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.
- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the LOCKED port.

It is important to understand that mclk is the only signal that is used as a clock in the ASRC. The clkin and clkout audio rate pulses are sampled on mclk and used to determine when new data is present on the input, and when data has been taken on the output. These pulses are also used to determine the ratio of output sample rate to input sample rate which regulates the filtering operations. Since clkin and clkout are sampled asynchronously, it is important that they be wide enough, and that the data meets the timing requirements described in the Clocking in Chapter 3.

The main signals useful for debug are "locked" and "overflow". In automatic ratio mode, the locked bit will go high, and the overflow bit will go low within about 2s of when clkin and clkout are applied and stable. Both of these signals are derived by looking at the level of



the input FIFO. The automatic ratio mode seeks to keep the input FIFO level in a very narrow range near 16, meaning that the FIFO is not filling or emptying, but rather, maintaining a constant level. When this target level is maintained for several thousand sample times, the locked bit is asserted.

The overflow bit indicates that the FIFO level differs from the target level by a 16 or more, such that input samples may be lost from the FIFO causing severe degradation in audio quality.

If the ratio of the input to output clocks is known to a high degree of accuracy, manual ratio mode can be used for diagnostic purposes. The ratio can be applied in manual mode to test the quality of the ASRC filtering. Note in manual mode, "locked" and "overflow" are still operational, although it is not essential that "locked" be asserted to get maximum audio quality. If the manual ratio matches, or tracks the actual ratio of the clocks, then the FIFO level should be stable, as indicated by fifo level out. If this is the case, the output audio quality will be good, even though the FIFO level is not precisely at the target. On the other hand, if overflow is asserted, it means there is a danger of the samples being dropped from the FIFO, affecting output audio quality. Therefore it is important, even in manual mode, that the FIFO level (fifo level out) be maintained within the limits 0-32.

In manual mode, a close approximation of the ratio is calculated and output on the calc ratio out. It is useful to examine this calculated ratio to know the approximate ratio that is used in the automatic ratio mode, however this calculated ratio is only accurate to approximately .2%, and is thus not stable enough to use directly as the manual_ratio JOTE . input. The manual_ratio must be much more accurate to operate for a sustained period of time without overflow/underflow.





Additional Resources

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

www.xilinx.com/support.

For a glossary of technical terms used in Xilinx documentation, see:

www.xilinx.com/company/terms.htm.

References

These documents provide supplemental material useful with this product guide:

- 1. Audio Engineering Society, Inc. (www.aes.org)
 - AES5-2003, AES Recommended Practice for Professional Digital Audio-Preferred sampling frequencies for applications employing pulse-code modulation
 - AES3-2003, AES Recommended Practice for Digital Audio Engineering-Serial transmission format for two-channel linearly represented digital audio data
- 2. ISE to Vivado Design Suite Migration Guide (UG911)
- 3. Vivado Design Suite User Guide: Designing with IP (UG896)
- 4. Audio/Video Connectivity Solutions for Virtex-5 FPGAs (XAPP1014)
- 5. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 6. Vivado Design Suite User Guide: Getting Started (UG910)
- 7. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 8. Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator (UG994)



Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/24/12	1.0	Initial Xilinx release.
12/18/12	1.1	Updated for tools versions, added Vivado section, and updated the Debugging appendix.
03/20/13	1.2	Updated for core version. Removed ISE chapters.
10/02/13	2.0	Synch doc version with core version. Updated Test Bench chapter.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/ warranty.htm#critapps.

© Copyright 2012-2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

