

AK4490R

Quality Oriented 32-Bit 2ch DAC

1. General Description

The AK4490R is a Premium 32-bit 2ch DAC with VELVET SOUND™ technology, achieving industry's leading level low distortion characteristics. The OSR-Doubler technology establishes wide signal band, low power consumption and low distortion characteristics. Moreover, the AK4490R has six types of 32-bit digital filters, realizing simple and flexible sound tuning in a wide range of applications. The AK4490R accepts up to 768kHz PCM data and 12.288MHz DSD data, ideal for high-resolution audio source playback that is becoming widespread in network audio, USB-DAC, etc.

Application: AV Receivers, CD/SACD Players, Network Audios, USB DACs, USB Headphones, Sound Plates/Bars, Measurement Equipment, Control Systems, IC-Recorder, Bluetooth Headphone, HD Audio/Voice Conference Systems.

2. Features

- THD+N: -112 dB
- DR, S/N: 120 dB (±2.8 Vpp), 123 dB (Mono Mode)
- High Tolerance to Clock Jitter
- Low Distortion/ Low Noise High Performance Differential Amplifier Output
- 256 Times Over Sampling
- Audio I/F Format:
 - 24/32 bit MSB justified
 - 16/20/24/32 bit LSB justified
 - I2S
 - TDM
 - DSD
 - External Digital Filter Interface(EXDF)
- Sampling Frequency:

PCM: 8 kHz to 768 kHz EXDF: 384 kHz to 768 kHz DSD: 64fs, 128fs, 256fs

- 32-bit 8x Digital Filter
 - Short Delay Sharp Roll-off, GD = 6.0/fs,
 - Short Delay Slow Roll-off, GD = 5.0/fs
 - Sharp Roll-off
 - Slow Roll-off
 - Low Dispersion Short Delay Filter
 - Super Slow Roll-off
- DSD filter
 - Filter1 (fc = 39 kHz, DSD64 mode), Filter2 (fc = 76 kHz, DSD64 mode)
- Digital De-emphasis for 32, 44.1 and 48 kHz sampling
- Soft Mute
- Digital Attenuator (255 levels and 0.5 dB step + mute)
- Mono Mode
- Master Clock

fs = 8 kHz to 32 kHz : 256fs, 384fs, 512fs, 768fs, 1152fs

fs = 32 kHz to 54 kHz : 256fs, 384fs, 512fs, 768fs

fs = 54 kHz to 108 kHz : 256fs, 384fs fs = 108 kHz to 216 kHz : 128fs, 192fs

fs = 216 kHz to 388 kHz : 32fs, 48fs, 64fs, 96fs fs = 388 kHz to 776 kHz : 16fs, 32fs, 48fs, 64fs

• 3-wire, I²C-bus Register Control Interface, or Pin Control

• Digital Input Level: CMOS

• Power Supply:

TVDD = AVDD = 3.0 to 3.6 V (by internal LDO), VDDL/R = 4.75 to 5.25 V TVDD = AVDD = 1.7 to 3.6 V (by external supply), DVDD = 1.7V to 1.98 V VDDL/R = 4.75 to 5.25 V

• Operational Temperature: -40 to 85 °C

• Package: 48-pin LQFP



	3. Table of Contents	
1.	General Description	
2.	Features	
3.	Table of Contents	
4.	Block Diagram	
5.	Pin Configurations and Functions	
	Pin Configurations	
	Pin Functions	
	■ Handling of Unused Pin	
	Pull-up, Pull-down Pin List	
6.	Absolute Maximum Ratings	
7.	Recommended Operating Conditions	
8.	Electrical Characteristics	
	Analog Characteristics	
	Sharp Roll-Off Filter Characteristics	
	Slow Roll-Off Filter Characteristics	
	Short Delay Sharp Roll-Off Filter Characteristics	
	Short Delay Slow Roll-Off Filter Characteristics	
	Low Dispersion Short Delay Filter Characteristics	
	DSD Filter Characteristics	
	DC Characteristics	
	Switching Characteristics	
	■ Timing Diagram	
9.	Functional Descriptions	
	■ D/A Conversion Mode (PCM Mode, DSD Mode, EXDF Mode)	
	■ D/A Conversion Mode Switching Timing ■ System Clock	
	Audio Interface Format	
	■ Addio interface Format ■ Digital Filter	
	De-emphasis Filter (PCM)	
	Output ATT (PCM, DSD and EXDF Modes; Register Control Mode only)	
	■ Gain Adjustment Function (PCM, DSD and EXDF Modes; Register Control Mode only)	
	■ Zero Detection (PCM, DSD and EXDF Modes; Register Control Mode only)	
	■ LR Channel Output Signal Select, Phase Inversion Function (PCM, DSD and EXDF Modes)	
	Sound Quality Adjustment Function (PCM, DSD, EXDF; Register Control Mode only)	
	■ DSD Signal Full-Scale Detection	
	■ Automatic Mode Switching Function (PCM/EXDF ⇔ DSD Mode; Register Control Mode only)	
	The state of the s	
	■ Soft Mute Operation (PCM, DSD, EXDF) ■ LDO	
	Analog Output Overcurrent Protection	13
	Power Up/Down Function	
	Power Down/Standby/Reset Function	
	Synchronize Function (PCM, EXDF)	
	Register Control Interface	
	Register Map	
	Register Definitions	
1 0.		
_	■ Pin Control Mode, LDO disable	
	■ Pin Control Mode, LDO enable	
	Grounding and Power Supply Decoupling	
	Reference Voltage	
	Analog Output	
• 11.		
	Outline Dimensions (48-pin LQFP)	
	■ Material & Terminal Finish	
	■ Marking	
	Ordering Guide	

	Ordering Guide	10	3
13.	Revision History.		3
		10	

4. Block Diagram




Figure 1. Block Diagram

Block	Function
PCM Data Interface	Execute serial/parallel conversion of SDATA input data by synchronizing with LRCK and BICK and generate TDM output data.
DSD Data Interface	1-bit data that is input from DSDL and DSDR pins is received by synchronizing with DCLK.
DSD Filter	FIR filter that reduces high frequency noise of DSD input data
External DF Interface	Receive external digital filter outputs. Execute serial/parallel conversion of DINL and DINR input data by synchronizing with BICK.
DATT, Soft Mute	Apply Digital Attenuation and Soft Mute process to input data.
De-emphasis &	A digital filter that applies De-emphasis process to input data and executes
Interpolator	over sampling.
ΔΣ Modulator	Output multi-bit data to SCF. This block consists of a third-order digital delta-sigma modulator.
SCF	Convert multi bit output of $\Delta\Sigma$ Modulator into analog signal. This block consists of the switched capacitor DAC.
Control Register	Keep register settings for each mode. Control registers are accessed in 3-wire (CSN, CCLK, CDTI) or I ² C-Bus (SCL, SDA) control mode.
Clock Divider	Divide Master Clock
	In PCM mode, master clock is divided automatically by fs rate auto detection
	function. In DSD mode, the master clock frequency is set by DCKS bit.
MCLK Stop Detection	It is the detection circuit of MCLK input or no input.
Bias, Vref	It outputs common voltage VCML/R that is generated by reference voltage VREFHL/R and VREFLL/R.
LDO	It is the power supply circuit for internal digital circuit. Its power supply voltage is typical 1.8 V.

5. Pin Configurations and Functions

■ Pin Configurations




Figure 2. Pin Layout

■ Pin Functions

Protection			Power			
No.	Pin Name	I/O	Diode	Function	Down	
	ivame				State	
				(LDOE pin = "H")	Pull-Down	
		0		LDO Output Pin, this pin should be connected to DVSS	to DVSS	
1	DVDD		_	with 1.0 μF (±50 %). This pin is prohibited to connect	(500 Ω)	
				other devices.	(000 ==)	
		-		(LDOE pin = "L")	Hi-Z	
				1.8 V Power Input Pin Power-Up, Power-Down Pin		
				PDN = "L", the AK4490R is in power-down mode and is	Hi-Z	
2	PDN	I	TVDD/DVSS	held in reset. The AK4490R must always be reset upon	(PDN = "L")	
				power-up.	(. 2.1 2)	
	BICK	ı		Audio Serial Data Clock Pin in PCM Mode		
3	BCK	I	TVDD/DVSS	Audio Serial Data Clock Pin in EXDF Mode	Hi-Z	
	DCLK	ı		DSD Clock Pin in DSD Mode		
	SDATA	ı		Audio Serial Data Input Pin in PCM Mode		
4	DINL	I	TVDD/DVSS	Lch Audio Serial Data Input Pin in EXDF Mode	Hi-Z	
	DSDL	ı		DSD Lch Data Input Pin in DSD Mode		
	LRCK	I		L/R Clock Pin in PCM Mode		
5	DINR	l	TVDD/DVSS	Rch Audio Serial Data Input Pin in EXDF Mode	Hi-Z	
	DSDR	ı		DSD Rch Data Input Pin in DSD Mode		
6	SSLOW	I	TVDD/DVSS	Digital Filter Select Pin in Pin Control Mode	Hi-Z	
	WCK	ı	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Word Clock input pin in EXDF Mode	1112	
				When this pin is changed to "H", soft mute cycle is		
7	SMUTE	≣ !	TVDD/DVSS	initiated in Pin Control Mode.	Hi-Z	
	CON			When returning "L", the output mute releases.		
	CSN SD	1		Chip Select Pin in Register Control Mode		
8	CCLK	<u> </u>	- /DVSS	Digital Filter Select Pin in Pin Control Mode Control Data Clock Pin in Register Control Mode	Hi-Z	
0	SCL	<u> </u>	— /DV33	I2C = "H": Control Data Clock Input Pin	⊓1-∠	
SLOW		<u>'</u> !		Digital Filter Select Pin in Pin Control Mode		
9	CDTI	<u>'</u>	- /DVSS	Control Data Input Pin in Register Control Mode	Hi-Z	
	SDA	I/O	75 75	I2C = "H": Control Data Input Pin	1 2	
	DIF0	1		Digital Input Format 0 Pin in Pin Control Mode	Pull-Down	
10			TVDD/DVSS	Lch Zero Input Detect Pin in Register Control Mode	to DVSS	
	DZFL	0		(Internal pull-down pin)	(100 kΩ)	
	DIF1	I		Digital Input Format 1 Pin in Pin Control Mode	Pull-Down	
11	DZFR	0	TVDD/DVSS	Rch Zero Input Detect Pin in Register Control Mode	to DVSS	
				(Internal pull-down pin)	(100 kΩ)	
12	DIF2	l	TVDD/DVSS	Digital Input Format 2 Pin in Pin Control Mode	Hi-Z	
12	CAD0	ı	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Chip Address 0 Pin in Register Control Mode		
	56		T) (DD (D) (D)	Pin Control Mode or Register Control Mode Select Pin	Pull-Up	
13	PSN		I TVDD/DVSS	(Internal pull-up pin)	to TVDD	
	INI\/			"L": Register Control Mode, "H": Pin Control Mode	(100 kΩ)	
14	INV	<u> </u>	TVDD/DVSS	L/Rch Output Polarity Select Pin in Pin Control Mode	Hi-Z	
15	I2C DEMO		TV/DD/DV/SS	Register Control Interface Pin in Register Control Mode	Hi-Z	
13	15 DEM0 I TVDD/DVSS De-emphasis Enable 0 Pin in Pin Control Mode Internal LDO Enable Pin		Pull-Up			
16	LDOE	ı	TVDD/DVSS	"L": Disable, "H": Enable	to TVDD	
'0		'	1 100/000	(Internal pull-up pin)	(100 kΩ)	
	L		l .	(internal pail up pin)	(100 1(32)	

No.	Pin Name	I/O	Protection Diode	Function	Power Down State
17	ACKS	I	TVDD/DVSS	Auto Setting Mode Select Pin in Pin Control Mode "L": Manual Setting Mode, "H": Auto Setting Mode	Hi-Z
	CAD1	ı		Chip Address 1 Pin in Register Control Mode	
18	TESTE	I	TVDD/DVSS	Test Mode Enable Pin. This pin should be opened or connected to DVSS. (Internal pull-down pin)	Pull-Down to DVSS (100 kΩ)
19 20	VREFHR	Ι	VDDR/VSSR	Rch High Level Voltage Reference Input Pin	Hi-Z
21 22	VREFLR	1	VDDR/VSSR	Rch Low Level Voltage Reference Input Pin	Connected to VCMR (5 $k\Omega$)
23	VCMR	ı	VDDR/VSSR	Rch Common Voltage Pin, normally connected to VREFLR with a 10 µF electrolytic cap. This pin is prohibited to connect other devices.	Connected to VREFLR (5 kΩ)
24	NC	-	-	No internal bonding. Connect to Analog Ground.	-
25	AOUTRP	0	VDDR/VSSR	Rch Positive Analog Output Pin	Connected to AOUTRN (300 kΩ)
26	AOUTRN	0	VDDR/VSSR	Rch Negative Analog Output Pin	Connected to AOUTRP (300 kΩ)
27 28	VDDR	-	-	Rch Analog Power Supply Pin	-
29 30	VSSR	ı	-	Analog Ground Pin	-
31 32	VSSL	ı	-	Analog Ground Pin	-
33 34	VDDL	ı	-	Lch Analog Power Supply Pin.	-
35	AOUTLN	0	VDDL/VSSL	Lch Negative Analog Output Pin	Connected to AOUTLP (300 $k\Omega$)
36	AOUTLP	0	VDDL/VSSL	Lch Positive Analog Output Pin	Connected to AOUTLN (300 $k\Omega$)
37	NC	-	-	No internal bonding. Connect to Analog Ground.	-
38	VCML	1	VDDL/VSSL	Lch Common Voltage Pin, normally connected to VREFLL with a 10 µF electrolytic cap. This pin is prohibited to connect other devices.	Connected to VREFLL (5 kΩ)
39 40	VREFLL	I	VDDL/VSSL	Lch Low Level Voltage Reference Input Pin	Connected to VCML (5 $k\Omega$)
41 42	VREFHL	_	VDDL/VSSL	Lch High Level Voltage Reference Input Pin	Hi-Z
43	NC	-	-	No internal bonding. Connect to Analog Ground.	-
44	AVDD	-	-	Analog Power Supply Pin, (LDOE pin = "H") AVDD = 3.0 to 3.6 V (LDOE pin = "L") AVDD = DVDD to 3.6 V	-
45	AVSS	-	-	Analog Ground Pin	-
46	MCLK	ı	AVDD/AVSS	Master Clock Input Pin	Hi-Z
47	DVSS	-	-	Digital Ground Pin	-
48	TVDD	-	Digital Power Supply Pin, (LDOE pin = "H") TVDD = 3.0 to 3.6 V (LDOE pin = "L") TVDD = DVDD to 3.6 V		-

Note 1. All input pins except internal pull-up/down pins must not be left floating.

Note 2. The AK4490R must be reset by the PDN pin when changing control mode (Pin Control ⇔ Register Control) by the PSN pin.

Note 3. PCM mode, DSD mode and EXDF mode are controlled by register settings.

■ Handling of Unused Pin

Unused I/O pins must be connected appropriately.

(1) Pin Control Mode (PCM mode only)

Classification	Pin Name	State
Analog	AOUTLP, AOUTLN	Open
Analog	AOUTRP, AOUTRN	Open
Digital	TESTE	Connect to DVSS or Open

(2) Register Control Mode

1. PCM Mode

Classification	Pin Name	State
Analog	Analog AOUTLP, AOUTLN Open	
Analog	AOUTRP, AOUTRN	Open
	WCK, DEM0	Connect to DVSS
Digital	TESTE	Connect to DVSS or Open
	DZFL, DZFR	Open

2. DSD Mode

Classification	Pin Name	State
Analog	AOUTLP, AOUTLN Open	
Analog	AOUTRP, AOUTRN	Open
	WCK, DEM0	Connect to DVSS
Digital	TESTE	Connect to DVSS or Open
	DZFL, DZFR	Open

3. EXDF Mode

Classification	Pin Name	State
Analog	AOUTLP, AOUTLN	Open
Arialog	AOUTRP, AOUTRN	_
	DEM	Connect to DVSS
Digital	TESTE	
	DZFL, DZFR	Open

4. With I2C-Bus

Classification	Pin Name	State
Digital	CSN	Connect to DVSS

■ Pull-up, Pull-down Pin List

Classification	Pin Name	Internal connection
pull-up pin (typ = 100 kΩ)	LDOE, PSN	TVDD
pull-down pin (typ = 100 kΩ)	DZFL, DZFR, TESTE	DVSS

6. Absolute Maximum Ratings

(AVSS = DVSS = VSSL = VSSR = VREFLL = VREFLR = 0 V; Note 4)

Parameter		Symbol	Min.	Max.	Unit	
	Digital I/O	TVDD	-0.3	4.0	V	
	Digital Core	DVDD	-0.3	2.35	V	
	Clock Interface	AVDD	-0.3	4.0	V	
	Analog	VDDL/R	-0.3	5.55	V	
Power	AVSS – DVSS (Note 5)	∆GND	-	0.3	V	
Supplies:	AVSS – VSSL (Note 5)	∆GND	-	0.3	V	
	AVSS - VSSR (Note 5)	∆GND	-	0.3	V	
	DVSS - VSSL (Note 5)	∆GND	-	0.3	V	
	DVSS - VSSR (Note 5)	∆GND	-	0.3	V	
	VSSL – VSSR (Note 5)	∆GND	-	0.3	V	
\/-It	"H" voltage reference	VDEELII /D	0.0	VDDL/R+0.3		
Voltage	(Note 6)	VREFHL/R	-0.3	or 5.55	V	
Reference	"L" voltage reference	VREFLL/R	-0.3	+0.3	V	
Input Current, A	ny Pin Except Supplies	IIN	-	±10	mA	
Digital Inguit Val	togo (Noto Z)	VIND	TVDD+0.3	TVDD+0.3		
Digital Input Volt	tage (Note 7)	VIND	-0.3	or 4.0	V	
Ambient Tempe	rature (Power supplied)	Та	-40	85	°C	
Storage Temper	ature	Tstg	-65	150	°C	

Note 4. All voltages with respect to ground.

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed above the recommended operating voltage.

Note 5. AVSS, DVSS, VSSL and VSSR must be connected to the same analog ground plane.

Note 6. Regarding VREFHL/R pins, maximum value which is lower value (VDDL/R + 0.3) or 5.55 V.

Note 7. Regarding Digital input pins, maximum value which is lower value (VDDL/R + 0.3) or 4.0 V.

7. Recommended Operating Conditions

(AVSS = DVSS = VSSL = VSSR = VREFLL = VREFLR = 0 V; Note 4)

Parameter		Symbol	Min.	Тур.	Max.	Unit
	■ LDOE pin = "L"					
	Digital I/O	TVDD	DVDD	1.8	3.6	V
	Clock Interface	AVDD	DVDD	1.8	3.6	V
Dawer Complies	Digital Core	DVDD	1.7	1.8	1.98	V
Power Supplies	Analog	VDDL/R	4.75	5.0	5.25	V
(Note 8)	■ LDOE pin = "H"					
	Digital I/O	TVDD	3.0	3.3	3.6	V
	Clock Interface	AVDD	3.0	3.3	3.6	V
	Analog	VDDL/R	4.75	5.0	5.25	V
Voltage Reference	"H" Voltage Reference	VREFHL/R	VDDL/R-0.5	-	VDDL/R	V
(Note 8)	"L" Voltage Reference	VREFLL/R	-	VSSL/R	-	V

Note 8. The analog output voltage scales with the voltage of (VREFHL/R - VREFLL/R).

Note 10. The internal LDO outputs DVDD (1.8 V) when the LDOE pin = "H".

Note 9. TVDD must be powered up before AVDD or at the same time. When not using the internal LDO (LDOE pin = "L"), TVDD must be powered up before DVDD or at the same time.

^{*} AKM assumes no responsibility for the usage beyond the conditions in this data sheet.

8. Electrical Characteristics

■ Analog Characteristics

[1] PCM Mode

(Ta = 25 °C; LDOE pin = "L", AVDD = TVDD = DVDD = 1.8 V; AVSS = DVSS = VSSL/R = 0 V; VREFHL/R = VDDL/R = 5.0 V, VREFLL/R = 0 V; Input data = 24-bit; BICK = 64fs; Signal Frequency = 1 kHz; Input Level = 0 dBFS; Sampling Frequency = 44.1 kHz; Measurement bandwidth = 20 Hz to 20 kHz; External Circuit: Example circuit 3 (Figure 81); SC2 bit = "0"; ±2.8 Vpp output mode (GC2-0 bits = "000"); unless otherwise specified.)

Paramete	er			Min.	Тур.	Max.	Unit
Resolution	n		_	-	-	32	Bit
Dynamic	Characteristics	(Note 11)					
	fo 44.4 kHz	DW 20 kHz	0 dBFS		-112	-105	dB
THD+N	THD+N fs = 44.1 kHz	BW = 20 kHz	-60 dBFS	-	-57	-	dB
	fc = 06 kHz	BW = 40 kHz	0 dBFS	-	-111	-	dB
	fs = 96 kHz	DVV = 40 KHZ	-60 dBFS	-	-54	-	dB
		BW = 40 kHz	0 dBFS	-	-111	-	dB
	fs = 192 kHz	DVV = 40 KHZ	-60 dBFS	-	-54	-	dB
		BW = 80 kHz	-60 dBFS	-	-51	-	dB
	fs = 384 kHz	BW = 40 kHz	0 dBFS	-	-111	-	dB
	fs = 768 kHz	BW = 40 kHz	0 dBFS	-	-111	-	dB
Dynamic	Range (-60 dBFS	A-weighted)	(Note 12)	115	120	-	dB
S/NL (A MA	eighted) (Note 13	Stereo mod	е	115	120	-	dB
3/14 (A-WE	eignied) (Note 13	Mono mode	(Note 16)	-	123	-	dB
Inter-char	nnel Isolation (1 k	Hz)		110	120	-	dB
DC Accu	racy						
Inter-char	nnel Gain Mismat	ch		-	0.15	0.3	dB
Gain Drift			-	20	-	ppm/°C	
Output Voltage (Note 14)			±2.65	±2.8	±2.95	Vpp	
Load Res	Load Resistance (Note 15)			1	-	-	kΩ
Load Cap	Load Capacitance (Note 15)			-	-	25	pF

- Note 11. Measured by Audio Precision APx555. Averaging mode.
- Note 12. 101dB at 16-bit data.
- Note 13. S/N ratio does not depend on input bit length.
- Note 14. The analog output voltage with 0dBFS input signal when GC 2-0 bits = "000" is calculated by the following formula:

AOUTL/R (typ.@ 0 dB) = (AOUTLP/RP) - (AOUTLN/RN)= $\pm 2.8 \text{ Vpp} \times (VREFHL/R - VREFLL/R)/5.0$

- Note 15. The load resistance value is 1k ohm (Min) against the DC load (No DC cut capacitor) with respect to ground. The load capacitance value with respect to ground. Analog characteristics are sensitive to capacitive load that is connected to the output pin. Therefore, the capacitive load must be minimized.
- Note 16. When using the circuit shown in Figure 82

(Ta = 25 °C; AVDD = TVDD = DVDD = 1.8 V, AVSS = DVSS = VSSL/R = 0 V; VREFHL/R = VDDL/R = 5.0 V, VREFLL/R = 0 V; Input data = 24-bit; BICK = 64fs; Signal Frequency = 1 kHz; Input Level = 0 dBFS; Sampling Frequency = 44.1 kHz; SC2 bit = "0"; ± 2.8 Vpp output mode (GC2-0 bits = "000"); unless otherwise specified.)

Po	wer Supplies				
Pa	rameter	Min.	Тур.	Max.	Unit
Po	wer Supply Current				
	Normal operation (PDN pin = "H")				
	VDDL+VDDR		19	29	mA
	VREFHL+VREFHR		1	1.5	mA
	AVDD	-	1	1.5	mA
	TVDD				
	LDOE pin = "L"		1	1.5	mΑ
	fs = 4	4.1 kHz	7	11	mΑ
	LDOE pin = "H" $fs = 9$	6 kHz -	11	17	mA
	fs = 1	92 kHz -	17	26	mΑ
	DVDD				
	fs = 4	4.1 kHz	6	9	mΑ
	LDOE pin = "L" $fs = 9$	6 kHz	10	15	mA
		92 kHz	16	24	mA
	Total IDD (fs = 44.1 kHz, LDOE pin = "H") TVDD+AVDD+VDDL/R+VREFHL/R		28	43	mA
	Power down (PDN pin = "L") (No	te 17)			
	LDOE pin = "L", TVDD = 1.8 V TVDD+AVDD+VDDL/R+VREFHL/R+D\	'DD	30	150	μA
	LDOE pin = "H", TVDD = 3.3 V (No TVDD+AVDD+VDDL/R+VREFHL/R	te 18)	15	150	μA

Note 17. In power down mode, the PSN pin = TVDD and all other digital input pins including clock pins (MCLK, BICK and LRCK) are held to DVSS.

Note 18. The DVDD pin becomes an output pin when the LDOE pin = "H".

[2] DSD Mode

(Ta = 25 °C; LDOE pin = "L", AVDD = TVDD = DVDD = 1.8 V, AVSS = DVSS = VSSL/R = 0 V; VREFHL/R = VDDL/R = 5.0 V, VREFLL/R = 0 V; Signal Frequency = 1 kHz; Measurement bandwidth = 20 Hz to 20 kHz; External Circuit: Example circuit 3 (Figure 81); SC2 bit = "0"; ±2.8 Vpp output mode (GC2-0 bits = "000"); unless otherwise specified.)

Parameter		Min.	Тур.	Max.	Unit
Dynamic Characteristics					
THD+N (Note 19)	0 dBFS	-	-112	-	dB
S/N (A-weighted, Normal path) (Note 19)	Digital "0" (Note 21)	-	120	-	dB
DC Accuracy					
Output Voltage (Normal path)	(Note 22)	±2.65	±2.8	±2.95	Vpp
Output Voltage (Volume Bypass)	(Note 23)	±2.38	±2.5	±2.63	Vpp

- Note 19. This is measurement reference value with AKM evaluation board.
 - DSD Data stream: DSD64, DSD128, DSD256 Input signals are generated by AK4137.
- Note 20. The output level is assumed as 0dB when a 1kHz 25 % to 75 % duty sine wave is input. Click noise may occur if the input signal exceeds 0 dB.
- Note 21. Digital "0" is a digital zero code pattern ("01101001").
- Note 22. When DSDD bit = "1", the analog output voltage at 25 % to 75 % input signal duty is calculated by the following equation:

```
AOUTL/R (typ. @ 0 dB) = (AOUTLP/RP) - (AOUTLN/RN)
= \pm 2.8 \text{ Vpp} \times (VREFHL/R - VREFLL/R)/5.0.
```

Note 23. When DSDD bit = "1", the analog output voltage at 25% to 75% input signal duty is calculated by the following equation:

AOUTL/R (typ. @ 0 dB) = (AOUTLP/RP) - (AOUTLN/RN) = $\pm 2.5 \text{ Vpp} \times (\text{VREFHL/R} - \text{VREFLL/R})/5.0.$

■ Sharp Roll-Off Filter Characteristics

Sharp Roll-Off Filter Characteristics (fs = 44.1 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6V, DVDD = 1.7 to 1.98 V; Normal Speed Mode; DEM = OFF; SD bit = "0" or SD pin = "L", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Typ.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0		20.0	kHz
(Note 24)	-6.0 dB	-	-	22.05	-	kHz
Passband	(Note 25)	PB	0		20.0	kHz
Stopband	(Note 25)	SB	24.1			kHz
Passband Ripple	(Note 26)	PR			±0.005	dB
Stopband Attenuation	(Note 24)	SA	100			dB
Group Delay	(Note 27)	GD	-	29.2	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 20.0 kHz	-	-0.2	-	+0.1	dB

Sharp Roll-Off Filter Characteristics (fs = 96 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Double Speed Mode; DEM = OFF; SD bit = "0" or SD pin = "L", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0		43.5	kHz
(Note 24)	-6.0 dB	-	-	48.0	-	kHz
Passband	(Note 25)	PB	0		43.5	kHz
Stopband	(Note 25)	SB	52.5			kHz
Passband Ripple	(Note 26)	PR			±0.005	dB
Stopband Attenuation	(Note 24)	SA	100			dB
Group Delay	(Note 27)	GD	-	29.2	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0 to 40.0 kHz			-0.6	-	+0.1	dB

Sharp Roll-Off Filter Characteristics (fs = 192 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Quad Speed Mode; DEM = OFF; SD bit = "0" or SD pin = "L", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0		87.0	kHz
(Note 24)	-6.0 dB	-	-	96.0	-	kHz
Passband	(Note 25)	PB	0		87.0	kHz
Stopband	(Note 25)	SB	104.9			kHz
Passband Ripple	(Note 26)	PR			±0.005	dB
Stopband Attenuation	(Note 24)	SA	100			dB
Group Delay	(Note 27)	GD	-	29.2	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 80.0 kHz		-2.0	-	+0.1	dB

Note 24. Frequency response refers to the output level (0 dB) of a 1 kHz, 0 dB sine wave input. Stopband attenuation band ranges from SB to 4fs.

Note 25. The passband and stopband frequencies scale with fs. For example, PB = $0.4535 \times fs$ (@ ± 0.01 dB), SB = $0.546 \times fs$.

Note 26. This value is the gain amplitude of first step interpolator which is 4 times oversampling filter in pass band width.

Note 27. The calculating delay time which occurred by digital filtering. This time is from setting the 16/20/24/32 bit data of both channels to the output of analog signal.




Figure 3. Sharp Roll-off Filter Frequency Response




Figure 4. Sharp Roll-off Filter Passband Ripple

■ Slow Roll-Off Filter Characteristics

Slow Roll-Off Filter Characteristics (fs = 44.1 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Normal Speed Mode; DEM = OFF; SD bit = "0" or SD pin = "L", SLOW bit = "1" or SLOW pin = "H", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	8.0	kHz
(Note 24)	-6.0 dB	-	-	21.0	-	kHz
Passband	(Note 28)	PB	0	-	8.0	kHz
Stopband	(Note 28)	SB	39.2	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.007	dB
Stopband Attenuation	(Note 24)	SA	92	-	-	dB
Group Delay	(Note 27)	GD	-	6.5	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 20.0 kHz		-5.0	-	+0.1	dB

Slow Roll-Off Filter Characteristics (fs = 96 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Double Speed Mode; DEM = OFF; SD bit = "0" or SD pin = "L", SLOW bit = "1" or SLOW pin = "H", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	17.6	kHz
(Note 24)	-6.0 dB	-	-	45.6	-	kHz
Passband	(Note 28)	PB	0	-	17.6	kHz
Stopband	(Note 28)	SB	85.4	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.007	dB
Stopband Attenuation	(Note 24)	SA	92	-	-	dB
Group Delay	(Note 27)	GD	-	6.5	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 40.0 kHz		-3.8	-	+0.1	dB

Slow Roll-Off Filter Characteristics (fs = 192 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Quad Speed Mode; DEM = OFF; SD bit = "0" or SD pin = "L", SLOW bit = "1" or SLOW pin = "H", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	35.2	kHz
(Note 24)	-6.0 dB	-	-	91.2	-	kHz
Passband	(Note 28)	PB	0	-	35.2	kHz
Stopband	(Note 28)	SB	170.7	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.007	dB
Stopband Attenuation	(Note 24)	SA	100	-	-	dB
Group Delay	(Note 27)	GD	-	6.5	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 80.0 kHz		-5.0	-	+0.1	dB

Note 28. The passband and stopband frequencies scale with fs.

For example, PB = $0.1836 \times \text{fs}$ (@ $\pm 0.01 \text{ dB}$), SB = $0.8889 \times \text{fs}$.

Total Frequency Response




Figure 5. Slow Roll-off Filter Frequency Response

96

Frequency [kHz]

144

192

48

-160 -180

0




Figure 6. Slow Roll-off Filter Passband Ripple

■ Short Delay Sharp Roll-Off Filter Characteristics

Short Delay Sharp Roll-Off Filter Characteristics (fs = 44.1 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Normal Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	20.0	kHz
(Note 24)	-6.0 dB	-	-	22.05	-	kHz
Passband	(Note 29)	PB	0	-	20.0	kHz
Stopband	(Note 29)	SB	24.1	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.005	dB
Stopband Attenuation	(Note 24)	SA	100	-	-	dB
Group Delay	(Note 27)	GD	-	6.0	-	1/fs
Digital Filter + SCF (Note 24)						
Frequency Response: 0	to 20.0 kHz		-0.2	-	+0.1	dB

Short Delay Sharp Roll-Off Filter Characteristics (fs = 96 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Double Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	43.5	kHz
(Note 24)	-6.0 dB	-	-	48.0	-	kHz
Passband	(Note 29)	PB	0	-	43.5	kHz
Stopband	(Note 29)	SB	52.5	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.005	dB
Stopband Attenuation	(Note 24)	SA	100	-	-	dB
Group Delay	(Note 27)	GD	-	6.0	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 40.0 kHz		-0.6	-	+0.1	dB

Short Delay Sharp Roll-Off Filter Characteristics (fs = 192 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Quad Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	87.0	kHz
(Note 24)	-6.0 dB	-	-	96.0	-	kHz
Passband	(Note 29)	PB	0	-	87.0	kHz
Stopband	(Note 29)	SB	104.9	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.005	dB
Stopband Attenuation	(Note 24)	SA	100	-	-	dB
Group Delay	(Note 27)	GD	-	6.0	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 80.0 kHz		-2.0	-	+0.1	dB

Note 29. The passband and stopband frequencies scale with fs.

For example, PB = $0.4535 \times \text{fs}$ (@ $\pm 0.01 \text{ dB}$), SB = $0.546 \times \text{fs}$.




Figure 7. Short Delay Sharp Roll-off Filter Frequency Response




Figure 8. Short Delay Sharp Roll-off Filter Passband Ripple

■ Short Delay Slow Roll-Off Filter Characteristics

Short Delay Slow Roll-Off Filter Characteristics (fs = 44.1 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Normal Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "1" or SLOW pin = "H", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	8.0	kHz
(Note 24)	-6.0 dB	-	-	21.0	-	kHz
Passband	(Note 30)	PB	0	-	8.0	kHz
Stopband	(Note 30)	SB	39.2	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.007	dB
Stopband Attenuation	(Note 24)	SA	92	-	-	dB
Group Delay	(Note 27)	GD	-	5.0	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 20.0 kHz		-5.0	-	+0.1	dB

Short Delay Slow Roll-Off Filter Characteristics (fs = 96 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Double Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "1" or SLOW pin = "H", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	17.6	kHz
(Note 24)	-6.0 dB	-	-	45.6	-	kHz
Passband	(Note 30)	PB	0	-	17.6	kHz
Stopband	(Note 30)	SB	85.4	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.007	dB
Stopband Attenuation	(Note 24)	SA	100	-	-	dB
Group Delay	(Note 27)	GD	-	5.0	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 40.0 kHz		-3.8	-	+0.1	dB

Short Delay Slow Roll-Off Filter Characteristics (fs = 192 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Quad Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "1" or SLOW pin = "H", SSLOW bit = "0" or SSLOW pin = "L")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.01 dB	-	0	-	35.2	kHz
(Note 24)	-6.0 dB	-	-	91.2	-	kHz
Passband	(Note 30)	PB	0	-	35.2	kHz
Stopband	(Note 30)	SB	170.7	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.007	dB
Stopband Attenuation	(Note 24)	SA	100	-	-	dB
Group Delay	(Note 27)	GD	-	5.0	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 80.0 kHz		-5.0	-	+0.1	dB

Note 30. The passband and stopband frequencies scale with fs.

For example, PB = $0.1836 \times \text{fs}$ (@ $\pm 0.01 \text{ dB}$), SB = $0.8866 \times \text{fs}$.




Figure 9. Short Delay Slow Roll-off Filter Frequency Response




Figure 10. Short Delay Slow Roll-off Filter Passband Ripple

■ Low Dispersion Short Delay Filter Characteristics

Low Dispersion Short Delay Filter Characteristics (fs = 44.1 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Normal Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "1" or SSLOW pin = "H")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.05 dB	-	0	-	18.4	kHz
(Note 24)	-6.0 dB	-	-	22.05	-	kHz
Passband	(Note 31)	PB	0	-	18.4	kHz
Stopband	(Note 31)	SB	25.7	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.05	dB
Stopband Attenuation	(Note 24)	SA	80	-	-	dB
Group Delay	(Note 27)	GD	-	10.0	-	1/fs
Group Delay Distortion		ΔGD	-	± 0.035	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0 t	o 20.0 kHz		-0.8	-	+0.1	dB

Low Dispersion Short Delay Filter Characteristics (fs = 96 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Double Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "1" or SSLOW pin = "H")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.05 dB	-	0	-	40.1	kHz
(Note 24)	-6.0 dB	-	-	48.0	-	kHz
Passband	(Note 31)	PB	0	-	40.1	kHz
Stopband	(Note 31)	SB	55.9	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.05	dB
Stopband Attenuation	(Note 24)	SA	80	-	-	dB
Group Delay	(Note 27)	GD	-	10.0	-	1/fs
Group Delay Distortion		ΔGD	-	± 0.035	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0 to	to 40.0 kHz		-0.6	-	+0.1	dB

Low Dispersion Short Delay Filter Characteristics (fs = 192 kHz)

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; Quad Speed Mode; DEM = OFF; SD bit = "1" or SD pin = "H", SLOW bit = "0" or SLOW pin = "L", SSLOW bit = "1" or SSLOW pin = "H")

Parameter		Symbol	Min.	Тур.	Max.	Unit
Digital Filter						
Frequency Response	±0.05 dB	-	0	-	80.2	kHz
(Note 24)	-6.0 dB	-	-	98.0	-	kHz
Passband	(Note 31)	PB	0	-	80.2	kHz
Stopband	(Note 31)	SB	111.8	-	-	kHz
Passband Ripple	(Note 26)	PR	-	-	±0.05	dB
Stopband Attenuation	(Note 24)	SA	80	-	ı	dB
Group Delay	(Note 27)	GD	-	10.0	-	1/fs
Group Delay Distortion		ΔGD	-	± 0.035	-	1/fs
Digital Filter + SCF	(Note 24)					
Frequency Response: 0	to 80.0 kHz		-2.0	-	+0.1	dB

Note 31. The passband and stopband frequencies scale with fs.

For example, PB = $0.418 \times fs$ (@ ± 0.05 dB), SB = $0.582 \times fs$.




Figure 11. Low Dispersion Short Delay Filter Frequency Response




Figure 12. Low Dispersion Short Delay Filter Passband Ripple

■ DSD Filter Characteristics

(Ta = -40 to 85 °C; VDDL/R = 4.75 to 5.25 V, AVDD = TVDD = 1.7 to 3.6 V, DVDD = 1.7 to 1.98 V; fs = 44.1 kHz; DP bit = "1", DSDF bit = "0", DSDSEL 1-0 bits = "00") (Note 32)

Parameter		Min.	Тур.	Max.	Unit
Digital Filter Response					
Frequency Response	20 kHz	-	-0.77	-	dB
(Note 33)	50 kHz	-	-5.25	-	dB
DSDF bit = "0"	100 kHz	-	-18.80	-	dB
Frequency Response	20 kHz	-	-0.19	-	dB
(Note 33)	100 kHz	-	-5.29	-	dB
DSDF bit = "1"	150 kHz	-	-15.57	-	dB

Note 32. 0 dB is the output level when a 1 kHz 25 % to 75 % duty sine wave is input.

Note 33. The frequency (20 kHz, 50 kHz, 100 kHz or 150 kHz) is doubled in DSD128 speed (DSDSEL1-0 bits = "01"), is quadrupled in DSD256 speed (DSDSEL1-0 bits = "10").

■ DC Characteristics

 $(Ta = -40 \text{ to } 85 \,^{\circ}\text{C}; VDDL/R = 4.75 \text{ to } 5.25 \text{ V}, AVDD = TVDD = 1.7 \text{ to } 3.6\text{V}, DVDD = 1.7 \text{ to } 1.98 \text{ V})$

Parameter	Symbol	Min.	Тур.	Max.	Unit
TVDD = 1.7 to 3.0 V					
High-Level Input Voltage	VIH	80%TVDD	-	-	V
Low-Level Input Voltage	VIL	-	-	20%TVDD	V
TVDD = 3.0V to 3.6 V					
High-Level Input Voltage	VIH	70%TVDD	-	-	V
Low-Level Input Voltage	VIL	-	-	30%TVDD	V
High-Level Output Voltage (DZFL, DZFR pins: lout = -100 μA) Low-Level Output Voltage	VOH	TVDD-0.3	-	-	V
(except SDA pin: lout = 100 μA)	VOL	-	-	0.3	V
(SDA pin, $2.0V \le DVDD \le 3.6V$: lout = 3 mA)	VOL	-	-	0.4	V
(SDA pin, $1.7V \le DVDD \le 2.0V$: lout = 3 mA)	VOL	-		20%TVDD	V
Input Leakage Current (Note 34)	lin	-	-	±10	μA

Note 34. The TESTE, DIF0 and DIF1 pins have internal pull-down and the PSN pin has internal pull-up resistors. The resistance is 100 k Ω (typ). Therefore, the TESTE, DIF0, DIF1 and PSN pins are not included in this specification.

■ Switching Characteristics

 $(Ta = -40 \text{ to } 85 \text{ °C}; VDDL/R = 4.75 \text{ to } 5.25 \text{ V}, AVDD = TVDD = 1.7 \text{ to } 3.6 \text{ V}, DVDD = 1.7 \text{ to } 1.98 \text{ V}; C_L = 20 \text{ pF})$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Master Clock Timing					
Frequency	fCLK	2.048	-	49.664	MHz
Duty Cycle	dCLK	40	-	60	%
Minimum Pulse Width	tCLKH	9.05	-	-	nsec
	tCLKL	9.05	-	-	nsec
LRCK Clock Timing (Note 35)					
Normal Mode (TDM1-0 bits = "00")					
Normal Speed Mode	fsn	8	-	54	kHz
Double Speed Mode	fsd	54	-	108	kHz
Quad Speed Mode	fsq	108	-	216	kHz
Oct speed mode	fso	216	-	388	kHz
Hex speed mode	fsh	388	-	776	kHz
Duty Cycle	Duty	45	-	55	%
TDM128 mode (TDM1-0 bits = "01")					
Normal Speed Mode	fsn	8	-	54	kHz
Double Speed Mode	fsd	54	-	108	kHz
Quad Speed Mode	fsq	108	-	216	kHz
High time	tLRH	1/128fs	-	-	nsec
Low time	tLRL	1/128fs	-	-	nsec
TDM256 mode (TDM1-0 bits = "10")					
Normal Speed Mode High time	fsn	8	-	54	kHz
Double Speed Mode	fsd	54	-	108	kHz
High time	tLRH	1/256fs	-	-	nsec
Low time	tLRL	1/256fs	-	-	nsec
TDM512 mode (TDM1-0 bits = "11")					
Normal Speed Mode	fsn	8	-	54	kHz
High time	tLRH	1/512fs	-	-	nsec
Low time	tLRL	1/512fs	-	-	nsec

Note 35. The MCLK frequency must be changed while the AK4490R is in reset state by setting the PDN pin = "L" or RSTN bit = "0".

Parameter		Symbol	Min.	Тур.	Max.	Unit
PCM Audio Interface Timing						
Normal Mode (TDM1-0 bits = "00"	")					
BICK Period						
Normal Speed Mode		tBCK	1/256fsn	-	-	nsec
Double Speed Mode		tBCK	1/128fsd	-	-	nsec
Quad Speed Mode		tBCK	1/64fsq	-	-	nsec
Oct speed mode		tBCK	1/64fso	-	-	nsec
Hex speed mode		tBCK	1/64fsh	-	-	nsec
BICK Pulse Width Low		tBCKL	9	-	-	nsec
BICK Pulse Width High		tBCKH	9	-	-	nsec
BICK "↑" to LRCK Edge ((Note 36)	tBLR	5	-	-	nsec
	Note 36)	tLRB	5	-	-	nsec
SDATA Hold Time	`	tSDH	5	-	-	nsec
SDATA Setup Time		tSDS	5	-	-	nsec
TDM128 mode (TDM1-0 bits = "01	l")					
BICK Period	,					
Normal Speed Mode		tBCK	1/128fsn	_	_	nsec
Double Speed Mode		tBCK	1/128fsd	_	_	nsec
Quad Speed Mode		tBCK	1/128fsq	_	_	nsec
BICK Pulse Width Low		tBCKL	14	_	_	nsec
BICK Pulse Width High		tBCKH	14	-	_	nsec
	(Note 36)	tBLR	14	-	-	nsec
	(Note 36)	tLRB	14	-	_	nsec
SDATA Hold Time	(11010 00)	tSDH	5	-	-	nsec
SDATA Setup Time		tSDS	5	-	-	nsec
TDM256 mode (TDM1-0 bits = "10"	0")					
BICK Period	,					
Normal Speed Mode		tBCK	1/256fsn	_	_	nsec
Double Speed Mode		tBCK	1/256fsd	_	_	nsec
BICK Pulse Width Low		tBCKL	14	_	_	nsec
BICK Pulse Width High		tBCKH	14	_	_	nsec
	(Note 36)	tBLR	14	-	_	nsec
	(Note 36)	tLRB	14	-	_	nsec
SDATA Hold Time	(1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	tSDH	5	-	-	nsec
SDATA Setup Time		tSDS	5	-	-	nsec
TDM512 mode (TDM1-0 bits = "11	l")					
BICK Period	,					
Normal Speed Mode		tBCK	1/512fsn	-	_	nsec
BICK Pulse Width Low		tBCKL	14	-	_	nsec
BICK Pulse Width High		tBCKH	14	-	_	nsec
	(Note 36)	tBLR	14	_	_	nsec
	(Note 36)	tLRB	14	_	_	nsec
SDATA Hold Time	(14010-00)	tSDH	5	-	_	nsec
SDATA Hold Time		tSDS	5	_	_	nsec
Note 26 PICK riging adds must not as				_	_	11366

Note 36. BICK rising edge must not occur at the same time as LRCK edge.

F	arameter		Symbol	Min.	Тур.	Max.	Unit
F	CM Audio Interface Timing						
	External Digital Filter Mode						
	BCK Period		tB	27	-	-	nsec
	BCK Pulse Width Low		tBL	10	-	-	nsec
	BCK Pulse Width High		tBH	10	-	-	nsec
	BCK "↑" to WCK Edge		tBW	5	-	-	nsec
	WCK Period		tWCK	1.3	-	-	µsec
	WCK Edge to BCK "↑"		tWB	5	-	-	nsec
	WCK Pulse Width Low		tWCKL	54	-	-	nsec
	WCK Pulse Width High		tWCKH	54	-	-	nsec
	DINL/R Hold Time		tDH	5	-	-	nsec
	DINL/R Setup Time		tDS	5	-	-	nsec
D	SD Audio Interface Timing						
	Sampling Frequency		fs	30	-	48	kHz
	(DSD64, DSDSEL 1-0 bits = "0	00")					
	DCLK Period	•	tDCK	-	1/64fs	-	nsec
	DCLK Pulse Width Low		tDCKL	144	-	-	nsec
	DCLK Pulse Width High		tDCKH	144	-	-	nsec
	DCLK Edge to DSDL/R	(Note 37)	tDDD	-20	-	20	nsec
	(DSD128, DSDSEL 1-0 bits = "	'01")					
	DCLK Period	-	tDCK	-	1/128fs	-	nsec
	DCLK Pulse Width Low		tDCKL	72	-	-	nsec
	DCLK Pulse Width High		tDCKH	72	-	-	nsec
	DCLK Edge to DSDL/R	(Note 37)	tDDD	-10	-	10	nsec
	(DSD256, DSDSEL 1-0 bits = "	'10")					
	DCLK Period		tDCK	-	1/256fs	-	nsec
	DCLK Pulse Width Low		tDCKL	36	-	-	nsec
	DCLK Pulse Width High		tDCKH	36	-	-	nsec
	DCLK Edge to DSDL/R	(Note 37)	tDDD	-5		5	nsec

Note 37. DSD data transmitting device must meet this time. "tDDD" is defined from DCLK "↓" until DSDL/R edge when DCKB bit = "0" (default), "tDDD" is defined from DCLK "↑" until DSDL/R edge when DCKB bit = "1". If the audio data format is in phase modulation mode, "tDDD" is defined from DCLK edge "↓" or "↑" until DSDL/R edge regardless of DCKB bit setting.

Parameter	Symbol	Min.	Тур.	Max.	Unit
Control Interface Timing (3-wire I/F mode):					
CCLK Period	tCCK	200	-	-	nsec
CCLK Pulse Width Low	tCCKL	80	-	-	nsec
CCLK Pulse Width High	tCCKH	80	-	-	nsec
CDTI Setup Time	tCDS	40	-	-	nsec
CDTI Hold Time	tCDH	40	-	-	nsec
CSN "H" Time	tCSW	150	-	-	nsec
CSN "↓" to CCLK "↑"	tCSS	50	-	-	nsec
CCLK "↑" to CSN "↑"	tCSH	50	-	-	nsec
Control Interface Timing (I ² C Bus mode):					
SCL Clock Frequency	fSCL	-	-	400	kHz
Bus Free Time Between Transmissions	tBUF	1.3	-	-	µsec
Start Condition Hold Time (prior to first clock pulse)	tHD:STA	0.6	-	-	µsec
Clock Low Time	tLOW	1.3	-	-	µsec
Clock High Time	tHIGH	0.6	-	-	µsec
Setup Time for Repeated Start Condition	tSU:STA	0.6	-	-	µsec
SDA Hold Time from SCL Falling (Note 38)	tHD:DAT	0	-	-	µsec
SDA Setup Time from SCL Rising	tSU:DAT	0.1	-	-	µsec
Rise Time of Both SDA and SCL Lines	tR	-	-	0.3	µsec
Fall Time of Both SDA and SCL Lines	tF	-	-	0.3	µsec
Setup Time for Stop Condition	tSU:STO	0.6	-	-	µsec
Pulse Width of Spike Noise Suppressed by Input Filter	tSP	0	-	50	nsec
Capacitive load on bus	Cb	-	-	400	pF
Power-down & Reset Timing (Note 39)					
PDN Accept Pulse Width	tAPD	150	-	-	nsec
PDN Reject Pulse Width	tRPD	-	-	30	nsec

Note 38. Data must be held for sufficient time to bridge the 300 nsec transition time of SCL. Note 39. The AK4490R can be reset by bringing the PDN pin "H" upon power-up.

■ Timing Diagram




Figure 13. Clock Timing




Figure 14. Audio Interface Timing (PCM Mode)





Figure 15. Audio Interface Timing (External Digital Filter I/F Mode)



DSD Audio Interface Timing (DSD64, DSD128, DSD256 Mode)

Figure 16. Audio Interface Timing (DSD Normal Mode, DCKB bit = "0")




Figure 17. Audio Interface Timing (DSD Phase Modulation Mode, DCKB bit = "0")




Figure 18. WRITE Command Input Timing




Figure 19. WRITE Data Input Timing




Figure 20. I²C Bus Mode Timing




Figure 21. Power Down & Reset Timing

9. Functional Descriptions

Each function of the AK4490R is controlled by pins (Pin Control Mode) or registers (Register Control Mode) (Table 1). Select the control mode by setting the PSN pin. The AK4490R must be powered down by the PDN pin when changing the PSN pin setting. There is a possibility of malfunction if the device is not powered down when changing the control mode since the previous setting is not reinitialized. Register settings are invalid in Pin Control Mode, and pin settings are invalid in Register Control Mode.

Table 2 shows available functions of each control mode and Table 3 shows available functions in PCM/DSD/EXDF mode.

Table 1. Pin/Register Control Mode Select

PSN pin	Control Mode
L	Register Control Mode
Н	Pin Control Mode

Table 2. Function List in Pin/Register Control Mode (Y: Available, N/A: Not available)

Function	Register Control Mode	Pin Control Mode		
Resistor Control	Υ	N/A	Pin Control	
DSD/EXDF Mode Select	Y	N/A	-	
System Clock Setting Select	Y	Υ	-	
Audio Format Select	Υ	Υ	-	
TDM Mode	Υ	N/A	-	
Digital Filter Select	Υ	Υ	-	
De-emphasis Filter Select	Υ	Υ	-	
Digital Attenuator	Υ	N/A	0 dB	
Zero Detection	Υ	N/A	Disable	
Mono Mode	Υ	N/A	Stereo	
Output Signal Select (Monaural, Channel select)	Υ	N/A	-	
Output Signal Polarity Select (Invert)	Υ	Υ	-	
Sound Color Select	Y	N/A	Same as SC2 bit = "0"	
DSD Full-Scale Detect	Y	N/A	OFF	
Soft Mute	Υ	Υ	-	
Register Reset	Υ	N/A	Released	
On/Off Control of standby by MCLK	Υ	N/A	ON	
On/Off Control of Clock Synchronization Function	Y	N/A	ON	
Gain Control	Y	N/A	Same as GC2-0 bits = "000"	

Table 3. Function List of PCM/EXDF/DSD Mode in Register Control Mode (Y: Available, N/A: Not available)

Y Y Y N/A
Y Y N/A Y
Y N/A Y
N/A Y
Y
NI/A
N/A
Υ
Υ
Υ
Υ
Υ
Υ
N/A
Υ
N/A

Note 40. PCM: In Oct Speed Mode and Hex Speed Mode, Digital Filter setting is just Super slow roll-off filter.

■ D/A Conversion Mode (PCM Mode, DSD Mode, EXDF Mode)

The AK4490R is able to convert either PCM or DSD data to an analog signal, and an external digital filter I/F can also be selected. In PCM mode, PCM data can be input from the BICK, LRCK and SDATA pins. In DSD mode, DSD data can be input from the DCLK, DSDL and DSDR pins. In EXDF mode, EXDF data can be input from the BCK, DINL, DINR and WCK pins. The AK4490R only supports PCM mode in Pin Control Mode.

Switching to DSD mode, manual and automatic settings are selectable. The AK4490R is in Manual Setting Mode when ADPE bit = "0" and it is in Automatic Setting Mode when ADPE bit = "1". However, EXDF mode and PCM mode can only be set manually.

In manual setting mode (ADPE bit = "0"), D/A conversion mode switching between PCM and DSD is executed by DP bit. Switching PCM/DSD mode must be executed during reset state by setting RSTN bit = "0". RSTN bit should not be changed for 4/fs after switching these modes. It takes 2/fs to 3/fs for data mode switching.

External digital filter I/F can be selected by setting DP bit = "0" and EXDF bit = "1". EXDF bit controls EXDF I/F modes. Internal/external digital filter switching by EXDF bit must be executed during reset by RSTN bit = "0". Digital filter switching takes 2/fs to 3k/fs. The AK4490R is in DSD mode when setting DP bit = "1" and EXDF bit = "1".

In Auto Setting Mode (ADPE bit = "1"), DP bit setting is ignored. The AK4490R monitors input signals of the number 5 pin to select PCM or DSD mode when EXDF bit = "0", and it monitors input signals of the number 6 pin to select EXDF or DSD mode when EXDF bit = "1".

Table 4. PCM/DSD/EXDF Mode Control, in Register Control Mode

ADPE	DP	EXDF	D/A Conv.		Pin Assi	gnment	
ADFL	DF	LADI	Mode	#3 pin	#4 pin	#5 pin	#6 pin
0	0	0	PCM	BICK	SDATA	LRCK	L
	1	*	DSD	DCLK	DSDL	DSDR	L
	0	1	EXDF	BCK	DINL	DINR	WCK
1		0	Auto	BCK/	SDATA/	LRCK/	
	*	U	(PCM or DSD)	DCLK	DSDL	DSDR	L
		1	Auto	BCK/	DINL/	DINR/	WCK/
		ļ	(EXDF or DSD)	DCLK	DSDL	DSDL	L

(default)

(*: Do not care)

■ D/A Conversion Mode Switching Timing

Figure 22 and

Figure 23 show switching timing of PCM/EXDF and DSD modes. To prevent noise caused by excessive input, DSD signal should be input 4/fs after setting RSTN bit = "0" until the device is completely reset internally when the conversion mode is changed to DSD mode from PCM/EXDF mode. DSD signal should be stopped 4/fs after setting RSTN bit = "0" until the device is completely reset internally when the conversion mode is changed to PCM/EXDF from DSD mode.




Figure 22. D/A Mode Switching Timing (from PCM/EXDF to DSD)




Figure 23. D/A Mode Switching Timing (from DSD to PCM/EXDF)

Figure 24 shows switching timing of PCM and EXDF modes. Set EXDF bit 4/fs after setting RSTN bit = "0" until the device is completely reset internally when changing the conversion mode.




Figure 24. D/A Mode Switching Timing (from PCM to EXDF or from EXDF to PCM)

■ System Clock

[1] PCM Mode

The external clocks, which are required to operate the AK4490R, are MCLK, BICK and LRCK. MCLK, BICK and LRCK should be synchronized but the phase of MCLK is not critical. MCLK is used to operate the digital interpolation filter, the delta sigma modulator and SCF. There are Manual Setting Mode and Auto Setting Mode (fs auto detection) for MCLK frequency setting.

In Manual Setting Mode (ACKS pin = "L" or ACKS bit = "0"), MCLK frequency is set automatically but the sampling speed (LRCK frequency) is set by DFS2-0 bits (Table 6). The sampling frequency is fixed to Normal Speed Mode in Pin Control Mode (PSN pin = "H"), and it is set by DFS 2-0 bits in Register Control Mode (PSN pin = "L"). In Register Control Mode, the AK4490R is in Manual Setting Mode when power-down is released (PDN pin = "L" \rightarrow "H").

In Auto Setting Mode (ACKS pin = "H" or ACKS bit = "1"), sampling speed and MCLK frequency are detected automatically (Table 7, Table 11) and then the initial master clock is set to the appropriate frequency (Table 8, Table 15, Table 16). All circuits except control registers, bias generation circuit and internal LDO (if LDOE pin = "H") of the AK4490R are automatically placed in standby state when MCLK is stopped for more than 1 μ sec during normal operation (PDN pin = "H", MSTBN bit = 0), and the analog output becomes Hi-Z state. When MCLK is input again, the AK4490R exits this standby state and starts operation again. In this case, register settings are not initialized.

The AK4490R is in standby state until MCLK, BICK and LRCK are supplied, and the analog output is floating state.

Table 5. System Clock Setting Mode, in Register Control Mode

ACKS	Mode	
0	Manual Setting Mode	(default)
1	Auto Setting Mode	

(1) Pin Control Mode (PSN pin = "H")

1-1. Manual Setting Mode (ACKS pin = "L")

The MCLK frequency corresponding to each sampling speed should be provided externally (Table 6). The sampling frequency is fixed to Normal Speed Mode in Pin Control Mode. In this mode, Hex, Octal, Quad and Double Speed Modes are not available.

Table 6. System Clock Example (Manual Setting Mode in Pin Control Mode) (N/A: Not available)

LRCK		MCLK (MHz)						
fs	256fs	384fs	512fs	768fs	1152fs	64fs		
32.0 kHz	8.1920	12.2880	16.3840	24.5760	36.8640	2.0480 MHz		
44.1 kHz	11.2896	16.9344	22.5792	33.8688	N/A	2.8224 MHz		
48.0 kHz	12.2880	18.4320	24.5760	36.8640	N/A	3.0720 MHz		

1-2. Auto Setting Mode (ACKS pin = "H")

In Auto Setting Mode, the MCLK and LRCK frequency ratio is detected to automatically set the Sampling Speed Mode (Table 7). The frequencies of MCLK and LRCK corresponding to each Sampling Speed Mode should be input externally (Table 8, Table 9).

Table 7. Sampling Speed (Auto Setting Mode in Pin Control Mode)

M	CLK	Sampling Speed
11	52fs	Normal (fs ≤ 32 kHz)
512fs/256fs	768fs/384fs	Normal
256fs	384fs	Double
128fs	192fs	Quad
64fs	96fs	Oct
32fs	48fs	Hex

Table 8. System Clock Example (Auto Setting Mode in Pin Control Mode) (N/A: Not available)

LRCK		MCLK(MHz)						
fs	32fs	48fs	64fs	96fs	128fs	192fs	Speed	
32.0 kHz	N/A	N/A	N/A	N/A	N/A	N/A		
44.1 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Normal	
48.0 kHz	N/A	N/A	N/A	N/A	N/A	N/A		
88.2 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Double	
96.0 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Double	
176.4 kHz	N/A	N/A	N/A	N/A	22.5792	33.8688	Quad	
192.0 kHz	N/A	N/A	N/A	N/A	24.5760	36.8640	Quad	
384 kHz	N/A	N/A	24.576	36.864	N/A	N/A	Oct	
768 kHz	24.576	36.864	N/A	N/A	N/A	N/A	Hex	

Table 9. System Clock Example (Auto Setting Mode in Pin Control Mode) (N/A: Not available)

						/ \		
LRCK		MCLK(MHz)						
fs	256fs	384fs	512fs	768fs	1024fs	1152fs	Speed	
32.0 kHz	8.1920	12.2880	16.3840	24.5760	32.7680	36.8640		
44.1 kHz	11.2896	16.9344	22.5792	33.8688	N/A	N/A	Normal	
48.0 kHz	12.2880	18.4320	24.5760	36.8640	N/A	N/A		
88.2 kHz	22.5792	33.8688	N/A	N/A	N/A	N/A	Double	
96.0 kHz	24.5760	36.8640	N/A	N/A	N/A	N/A	Double	
176.4 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Quad	
192.0 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Quad	
384 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Oct	
768 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Hex	

When MCLK = 256fs/384fs, Auto Setting Mode supports sampling rates of 8 kHz to 96 kHz (Table 10). However, the Dynamic Range and S/N performances will degrade approximately 3 dB if the sampling rate is 44.1 kHz due to the internal oversampling ratio being reduced by one half.

Table 10. Dynamic Range and S/N Relationship with MCLK Frequency (fs = 44.1 kHz)

ACKS pin	MCLK	Dynamic Range, S/N (A-weighted)
L	256fs/384fs/512fs/768fs	120 dB
Н	256fs/384fs	117 dB
Н	512fs/768fs	120 dB

(2) Register Control Mode (PSN pin = "L")

2-1. Manual Setting Mode (ACKS bit = "0")

MCLK frequency is detected automatically, and the sampling speed is set by DFS2-0 bits (Table 11). The MCLK frequency corresponding to each sampling speed that should be provided externally (Table 12, Table 13). The AK4490R is set to Manual Setting Mode at power-up (PDN pin = "L" \rightarrow "H"). When DFS2-0 bits are changed, the AK4490R should be reset by RSTN bit.

Table 11. Sampling Speed (Manual Setting Mode in Register Control Mode)

DFS2	DFS1	DFS0	Sampling		
0	0	0	Normal Speed Mode	8 kHz to 54 kHz	(default)
0	0	1	Double Speed Mode	54 kHz to 108 kHz	
0	1	0	Quad Speed Mode	108 kHz to 216 kHz	
0	1	1	Quad Speed Mode	108 kHz to 216 kHz	
1	0	0	Oct Speed Mode	216 kHz to 388 kHz	
1	0	1	Hex Speed Mode	388 kHz to 776 kHz	
1	1	0	Oct Speed Mode	216 kHz to 388 kHz	
1	1	1	Hex Speed Mode	388 kHz to 776 kHz	

Table 12. System Clock Example (Manual Setting Mode in Register Control Mode) (N/A: Not Available)

						/ \		
LRCK		MCLK(MHz)						
fs	16fs	32fs	48fs	64fs	96fs	128fs	Speed	
32.0 kHz	N/A	N/A	N/A	N/A	N/A	N/A		
44.1 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Normal	
48.0 kHz	N/A	N/A	N/A	N/A	N/A	N/A		
88.2 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Double	
96.0 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Double	
176.4 kHz	N/A	N/A	N/A	N/A	N/A	22.5792	Quad	
192.0 kHz	N/A	N/A	N/A	N/A	N/A	24.5760	Quad	
384 kHz	N/A	12.288	18.432	24.576	36.864	N/A	Oct	
768 kHz	12.288	24.576	36.864	49.152	N/A	N/A	Hex	

Table 13. System Clock Example (Manual Setting Mode in Register Control Mode) (N/A: Not Available)

LRCK			N	ИСLK(MHz)			Sampling
fs	192fs	256fs	384fs	512fs	768fs	1024fs	1152fs	Speed
32.0 kHz	N/A	8.1920	12.2880	16.3840	24.5760	32.7680	36.8640	
44.1 kHz	N/A	11.2896	16.9344	22.5792	33.8688	N/A	N/A	Normal
48.0 kHz	N/A	12.2880	18.4320	24.5760	36.8640	N/A	N/A	
88.2 kHz	N/A	22.5792	33.8688	45.1584	N/A	N/A	N/A	Double
96.0 kHz	N/A	24.5760	36.8640	49.152	N/A	N/A	N/A	Double
176.4 kHz	33.8688	45.1584	N/A	N/A	N/A	N/A	N/A	Quad
192.0 kHz	36.8640	49.152	N/A	N/A	N/A	N/A	N/A	Quad
384 kHz	N/A	N/A	N/A	N/A	N/A	N/A	N/A	Oct
768 kHz	N/A	N/A	N/A	N/A	N/A	N/A	N/A	Hex

2-2. Auto Setting Mode (ACKS bit = "1")

MCLK frequency and the sampling speed are detected automatically (Table 14) and DFS2-0 bits are ignored. The MCLK frequency corresponding to each sampling speed should be provided externally (Table 15, Table 16).

Table 14.	Sampling Speed	(Auto Setting Mode in	n Register Control Mode)
		(, tate C ctiming in care in	g

MC	CLK	Sampling Speed
115	52fs	Normal (fs ≤ 32 kHz)
512fs/256fs	768fs/384fs	Normal
256fs	384fs	Double
128fs	192fs	Quad
64fs	96fs	Oct
32fs	48fs	Hex

Table 15. System Clock Example (Auto Setting Mode in Register Control Mode) (N/A: Not Available)

LRCK		Sampling				
fs	32fs	48fs	64fs	96fs	128fs	Speed
32.0 kHz	N/A	N/A	N/A	N/A	N/A	
44.1 kHz	N/A	N/A	N/A	N/A	N/A	Normal
48.0 kHz	N/A	N/A	N/A	N/A	N/A	
88.2 kHz	N/A	N/A	N/A	N/A	N/A	Double
96.0 kHz	N/A	N/A	N/A	N/A	N/A	Double
176.4 kHz	N/A	N/A	N/A	N/A	22.5792	Quad
192.0 kHz	N/A	N/A	N/A	N/A	24.5760	Quad
384 kHz	N/A	N/A	24.576	36.864	N/A	Oct
768 kHz	24.576	36.864	N/A	N/A	N/A	Hex

Table 16. System Clock Example (Auto Setting Mode in Register Control Mode) (N/A: Not Available)

<u> </u>	sterri Clock Example (Adio Setting Mode in Register Control Mode) (14/A. Not Avail								
LRCK			MCLK	(MHz)			Sampling		
fs	192fs	256fs	384fs	512fs	768fs	1152fs	Speed		
32.0 kHz	N/A	8.1920	12.2880	16.3840	24.5760	36.8640			
44.1 kHz	N/A	11.2896	16.9344	22.5792	33.8688	N/A	Normal		
48.0 kHz	N/A	12.2880	18.4320	24.5760	36.8640	N/A			
88.2 kHz	N/A	22.5792	33.8688	N/A	N/A	N/A	Double		
96.0 kHz	N/A	24.5760	36.8640	N/A	N/A	N/A	Double		
176.4 kHz	33.8688	N/A	N/A	N/A	N/A	N/A	Quad		
192.0 kHz	36.8640	N/A	N/A	N/A	N/A	N/A	Quad		
384 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Oct		
768 kHz	N/A	N/A	N/A	N/A	N/A	N/A	Hex		

When MCLK= 256fs/384fs, auto setting mode supports sampling rate from 8 kHz to 96 kHz (Table 14). However, the Dynamic Range and S/N performances will degrade approximately 3 dB if the sampling rate is 44.1 kHz due to the internal oversampling ratio being reduced by one half.

Table 17. Dynamic Range and S/N Relationship with MCLK Frequency (fs = 44.1 kHz)

ACKS bit	MCLK	Dynamic Range, S/N (A-weighted)
0	256fs/384fs/512fs/768fs	120 dB
1	256fs/384fs	117 dB
1	512fs/768fs	120 dB

[2] DSD Mode (Register Control Mode only)

The AK4490R has a DSD playback function. The external clocks that are required in DSD mode are MCLK and DCLK. MCLK should be synchronized with DCLK but the phase is not critical. The frequency of MCLK is set by DCKS bit (Table 18).

The AK4490R is automatically placed in standby state when MCLK is stopped during normal operation (PDN pin = "H", MSTBN bit = 0), and the analog output becomes Hi-Z state. When the power down is released (PDN pin = "L" \rightarrow "H"), the AK4490R is in standby state until MCLK and DCLK are input.

Table 18. System Clock (DSD Mode, fs = 32 kHz, 44.1 kHz, 48 kHz)

DCKS	MCLK Frequency	DCLK Frequency	
0	512fs	64fs/128fs/256fs	(default)
1	768fs	64fs/128fs/256fs	

The AK4490R supports DSD data stream rates of DSD64, DSD128 and DSD256 for 44.1 kHz base rates. The data sampling speed is selected by DSDSEL1-0 bits (Table 19).

Table 19. DSD Data Stream Selection

DSD Mode	DSDSEL1	DSDSEL0	DCLK		DSD data strean	า	
DSD Mode	DSDSELI	DSDSELU	Frequency	fs = 32 kHz	fs = 44.1 kHz	fs = 48 kHz	
DSD64	0	0	64fs	2.048 MHz	2.8224 MHz	3.072 MHz	(default)
DSD128	0	1	128fs	4.096 MHz	5.6448 MHz	6.144 MHz	
DSD256	1	*	256fs	8.192 MHz	11.2896 MHz	12.288 MHz	

(*: Do not care)

The AK4490R has a Volume bypass function for playing back DSD signal. Two modes are selectable by DSDD bit (Table 20). When setting DSDD bit = "1", the output volume control and zero detect functions are not available.

Table 20. DSD Playback Path Selection

=	2 0 2 1 101 J 10 00 0 1 1 1 1 1 1 1 1 1	
DSDD	Mode	
0	Normal Path	(default)
1	Volume Bypass	

[3] External Digital Filter Mode (EXDF Mode; Register Control mode only)

The external clocks that are required in EXDF mode are MCLK, BCK and WCK. The BCK and MCLK clocks must be the same frequency and continuous, not burst mode. BCK and MCLK frequencies for each sampling speed are shown in Table 21. ECS bit selects WCK frequency from 384 kHz and 768 kHz.

All circuits except control registers, bias generation circuit and internal LDO (if LDOE pin = "H") of the AK4490R are automatically placed in standby state when MCLK edge is not detected for more than 1 μ sec during normal operation (PDN pin = "H", MSTBN = 0), and the analog output becomes Hi-Z state. The standby state is released and the AK4490R starts operation by inputting MCLK again. In this case, register settings are not initialized.

When the power down is released (PDN pin = "L" \rightarrow "H"), the AK4490R is in standby state until MCLK, BCK and WCK are input.

Table 21. System Clock Example (EXDF Mode) (N/A: Not available)

ECS bit	WCK Frequency [kHz]		MCLK & E	BCK [MHz]	
	fs	32fs	48fs	64fs	96fs
1	352.8	11.2896	16.9344	22.5792	33.8688
ļ	384	12.288	18.432	24.576	36.864
0	705.6	22.5792	33.8688	N/A	N/A
U	768	24.576	36.864	N/A	N/A

(default)

■ Audio Interface Format

[1] PCM Mode

(1) Input Data Format

Data is shifted in via the SDATA pin using BICK and LRCK inputs. Eight data formats are supported and selected by the DIF2-0 pins (Pin Control Mode) or DIF2-0 bits (Register Control Mode) as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK. MSB justified formats can be used by zeroing the unused LSBs.

Normal Mode (TDM 1-0 bits = "00" in Register Control mode, fixed configuration in Pin Control mode)

2ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Eight data formats are supported and selected by the DIF2-0 pins (Pin Control Mode) or DIF2-0 bits (Register Control Mode) as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.

TDM128 Mode (TDM 1-0 bits = "01", Register Control Mode only)

4ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by SDS2-0 bits (Table 23). BICK is fixed to 128fs. Six data formats are supported and selected by the DIF2-0 bits, as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.

TDM256 Mode (TDM 1-0 bits = "10", Register Control Mode only)

8ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by SDS2-0 bits (Table 23). BICK is fixed to 256fs. Six data formats are supported and selected by the DIF2-0 bits, as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.


TDM512 Mode (TDM 1-0 bits = "11", Register Control Mode only)

16ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by SDS2-0 bits (Table 23). BICK is fixed to 512fs. Six data formats are supported and selected by the DIF2-0 bits, as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.

Table 22. Audio Interface Format (PCM mode)

Mode		TDM1 bit	TDM0 bit	DIF2	DIF1	DIF0	SDATA Format	LRCK	BICK	Figure																									
	0			0	0 0		16-bit LSB justified	H/L	≥32fs	Figure 25																									
	1		0	0	0	1	20-bit LSB justified	H/L	≥40fs	Figure 26																									
Normal (Note 41)	2			0	0	0	0	0	1	0	24-bit MSB justified	H/L	≥48fs	Figure 27																					
	3										0	1	1	16-bit I ² S compatible	L/H	32fs	Figure 28																		
	3	0						0	I	ı	24-bit I ² S compatible	L/H	≥48fs	rigule 20																					
(Note 41)	4			1	0	0	24-bit LSB justified	H/L	≥48fs	Figure 26																									
	5			1	0	1	32-bit LSB justified	H/L	≥64fs	Figure 29																									
	6			1	1	0	32-bit MSB justified	H/L	≥64fs	Figure 30	(default)																								
	7			1	1	1	32-bit I ² S compatible	L/H	≥64fs	Figure 31																									
	8			0	1	0	24-bit MSB justified	H/L	128fs	Figure 32																									
	9	9		0	1	1	24-bit I ² S compatible	L/H	128fs	Figure 33																									
TDM128	10	0	1	1	1	1	1	1	1	1	1	1	1	1	4	1	1	1	1	1	1	1	1	0	0	24-bit LSB justified	H/L	128fs	Figure 34						
TDIVITZO	11	U													1	0	1	32-bit LSB justified	H/L	128fs	Figure 32														
	12													1	1	0	32-bit MSB justified	H/L	128fs	Figure 32															
	13						1	1	1	32-bit I ² S compatible	L/H	128fs	Figure 33																						
	14						0	1	0	24-bit MSB justified	H/L	256fs	Figure 35																						
	15			0	1	1	24-bit I ² S compatible	L/H	256fs	Figure 36																									
TDM256	16	1	0	1	0	0	24-bit LSB justified	H/L	256fs	Figure 37																									
I DIVIZO	17	'	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	32-bit LSB justified	H/L	256fs	Figure 35													
	18			1	1	0	32-bit MSB justified	H/L	256fs	Figure 35																									
	19			1	1	1	32-bit I ² S compatible	L/H	256fs	Figure 36																									
	20			0	1	0	24-bit MSB justified	H/L	512fs	Figure 38																									
	21			0	1	1	24-bit I ² S compatible	L/H	512fs	Figure 39																									
TDM512	22	1	1	1	1	1	1	1	0	0	24-bit LSB justified	H/L	512fs	Figure 40																					
1 DIVID 12	23] '						1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	32-bit LSB justified	H/L	512fs	Figure 38							
	24																					Į	t		t			-						-	Į
	25			1	1	1	32-bit I ² S compatible	L/H	512fs	Figure 39																									

Note 41. The number of BICK cycles per frame allowed is a min. of 2x the data resolution set by DIF2-0 (e.g. – 32fs for 16-bit data) or any number of additional BICK cycles up to the max. per the Switching Characteristics tBCK Min. Settings of the DIF2-0 pins are valid in Normal mode only.






Figure 26. Mode 1, 4 Timing




Figure 27. Mode 2 Timing




Figure 28. Mode 3 Timing




Figure 29. Mode 5 Timing




Figure 30. Mode 6 Timing




Figure 31. Mode 7 Timing




Figure 32. Mode 8/11/12 Timing




Figure 33. Mode 9/13 Timing





Figure 34. Mode 10 Timing



LRCK

BICK (256fs)

SDATA

Mode15

SDATA

Mode19

L1

R1

32 BICK

33 BICK


34 BICK

45 BICK

46 BICK

46 BICK

47 BICK






Figure 38. Mode 20/23/24 Timing




Figure 39. Mode 21/25 Timing




Figure 40. Mode 22 Timing

(2) Data Slot Selection Function

Data slot of 1 cycle LRCK for each audio data format is defined as Figure 41 to Figure 44. DAC output data can be selected by SDS2-0 bits (Register Control Mode only), as shown in Table 23.




Figure 41. Data Slot in Normal Mode




Figure 42. Data Slot in TDM128 Mode




Figure 43. Data Slot in TDM256 Mode




Figure 44. Data Slot in TDM512 Mode

Table 23. Data Select

	TDM1	TDM0	SDS2	SDS1	SDS0	Lch	Rch
Normal	0	0	*	*	*	L1	R1
TDM128	0	1	*	*	0	L1	R1
I DIVI I ZO	U	I	*	*	1	L2	R2
			*	0	0	L1	R1
TDM256	1	0	*	0	1	L2	R2
I DIVIZOO	ı	U	*	1	0	L3	R3
			*	1	1	L4	R4
			0	0	0	L1	R1
			0	0	1	L2	R2
			0	1	0	L3	R3
TDM512	1	1	0	1	1	L4	R4
I DIVISTA	ı	Į.	1	0	0	L5	R5
			1	0	1	L6	R6
			1	1	0	L7	R7
			1	1	1	L8	R8

(*: Do not care)

[2] DSD Mode (Register Control Mode only)

In DSD mode, Lch data and Rch data must be input to the DSDL pin and the DSDR pin, respectively by synchronizing to DCLK. In case of DSD mode, the settings of DIF2-0 pins and DIF 2-0 bits are ignored. The frequency of DCLK is selected among 64fs, 128fs and 256fs by DSDSEL1-0 bits. Polarity of DCLK is possible to invert by DCKB bit.




Figure 45. DSD Mode Timing

[3] External Digital Filter Mode (EXDF mode; Register Control Mode only)

The audio data is input by MCLK, BCK and WCK from the DINL and DINR pins. Three formats are available (Table 24) by DIF2-0 bits setting. The data is latched on the rising edge of BCK. The BCK and MCLK clocks must not burst.

Mode	DIF2	DIF1	DIF0	Input Format	
0	0	0	0	16-bit LSB justified	
1	0	0	1	N/A	
2	0	1	0	16-bit LSB justified	
3	0	1	1	N/A	
4	1	0	0	24-bit LSB justified	
5	1	0	1	32-bit LSB justified	
6	1	1	0	24-bit LSB justified	(d
7	1	1	1	32-bit LSB justified	

(default)




Figure 46. EXDF Mode Timing

■ Digital Filter

Six types of digital filter in PCM mode and two types of digital filter in DSD mode are available in the AK4490R for sound color selection of music playback.

In PCM mode, the digital filter can be selected by the SD, SLOW and SSLOW pins if the AK4490R is in Pin Control Mode, and it can be selected by the SD, SLOW and SSLOW bits in Register Control Mode (Table 25).

Table 25. Digital Filter Setting

SSLOW	SD	SLOW	Mode	
0	0	0	Sharp Roll-off filter	
0	0	1	Slow Roll-off filter	
0	1	0	Short Delay Sharp Roll-off filter	(default)
0	1	1	Short Delay Slow Roll-off filter	
1	0	*	Super Slow Roll-off filter	
1	1	*	Low Dispersion Short Delay filter	

(*: Do not care)

In DSD mode, the cutoff frequency of digital filter can be switched by the DSDF bit. Table 26 shows the cutoff frequency @ fs = 44.1 kHz. The cutoff frequency tracks the sampling frequency (fs).

Table 26, DSD Filter Select

14510 20: 505 1 11101 001001					
DSDF bit	Cut Off F	requency @ fs =	: 44.1 kHz		
DSDF bit	DSD64	DSD128	DSD256		
0	39 kHz	78 kHz	156 kHz	(default)	
1	76 kHz	152 kHz	304 kHz		

■ De-emphasis Filter (PCM)

A digital de-emphasis filter is available for 32 kHz*, 44.1 kHz or 48 kHz* sampling rates (tc = 50/15 µsec) and is enabled or disabled by the DEM pin or DEM1-0 bits. DEM1-0 bits are ignored in DSD and EXDF modes. DEM setting value is held even if the data mode is switched among PCM, DSD and EXDF modes. *(32 kHz and 48 kHz de-emphasis are supported in Register Control Mode only.)

Table 27. De-emphasis Control (Register Control Mode)

DEM1	DEM0	Mode	
0	0	44.1 kHz	
0	1	OFF	(default)
1	0	48 kHz	
1	1	32 kHz	

Table 28. De-emphasis Control (Pin Control Mode)

DEM Pin	Mode
L	44.1 kHz
Н	OFF

■ Output ATT (PCM, DSD and EXDF Modes; Register Control Mode only)

The AK4490R includes channel independent digital output volumes (ATTL/R) with 256 levels at 0.5 dB step including MUTE. When changing output levels, it is executed in soft transition, thus no switching noise occurs during these transitions. It can attenuate the input data from 0 dB to -127 dB and MUTE when assuming the output signal level is 0 dB when ATTL/R7-0 bits = "FFH".

Table 29. Attenuation Level of Digital Attenuator

Table 2017 mortaation 2010, or Bighar the matter					
ATTL/R7-0 bits (register 03-04H)	Attenuation Level				
FFH	+0 dB	(default)			
FEH	-0.5 dB				
FDH	-1.0 dB				
:	•				
:	•				
02H	-126.5 dB				
01H	-127.0 dB				
00H	MUTE (-∞)				

The transition time of digital output volume is set by ATS1-0 bits (Table 30). When changing output levels between Mode0-3, it is executed in soft transition thus no switching noise occurs during these transitions. Register setting values will be kept even switching the PCM and DSD modes.

Table 30. Transition Time (0 dB to MUTE)

				Transition Time	,	1
Mode	ATS1	ATS0	EXDF bit = 0 ,	EXDF bit = "1"	DP bit = "1"	1
			DP bit = "0"	DP bit = "0"		
0	0	0	4080/fs	4080*WCK cycle	4080/(2*fs)	(default)
1	0	1	2040/fs	2040*WCK cycle	2040/(2*fs)	
2	1	0	510/fs	510*WCK cycle	510/(2*fs)	
3	1	1	255/fs	255*WCK cycle	255/(2*fs)	

It takes 4080/fs (92.5 msec @ fs = 44.1 kHz) from "FFH" (0 dB) to "00H" (MUTE) in Mode 0. The attenuation level is initialized to "FFH" (0 dB) by setting the PDN pin = "L".

If the volume is changed during reset period, the output volume will become a setting value after releasing the reset. It will change to a setting value immediately if the volume is changed within 10/fs after releasing reset.

■ Gain Adjustment Function (PCM, DSD and EXDF Modes; Register Control Mode only)

The AK4490R has the gain adjustment function. The analog output amplitude can be adjusted by GC 2-0 bits.

Table 31. Output Level between Set Values of GC 2-0 bits

			AOUTL	P/LN/RP/RN Outp	ut Level
GC2	GC1	GC0	РСМ	DSD: Normal Path	DSD: Volume Bypass
*	0	0	2.8 Vpp	2.8 Vpp	2.5 Vpp
*	0	1	2.8 Vpp	2.5 Vpp	2.5 Vpp
*	1	0	2.5 Vpp	2.5 Vpp	2.5 Vpp
*	1	1	2.5 Vpp	2.5 Vpp	2.5 Vpp

(default)

(*: Do not care)

■ Zero Detection (PCM, DSD and EXDF Modes; Register Control Mode only)

The AK4490R has a channel-independent zero detect function and zero detection flag is output from the DZFL/R pin when setting DZFE bit = "1" and DDMOE bit = "0". When the input data at each channel (Figure 47) is continuously zeros for 8192 LRCK cycles, the DZF pin of each channel outputs zero detection flag independently. Polarity of the detection flag of the DZFL/R pin can be selected by DZFB bit. The DZFL/R pin goes "H" for zero detection when DZFB bit = "0", the DZFL/R pin goes "L" when DZFB bit = "1".

When DZFB bit = "0", the DZFL/R pin immediately returns to "L" if the input data of each channel is not zero after going to "H". If the RSTN bit is "0", the DZF pins of both L and R channels go to "H". The DZFL/R pin returns to "L" in 4/fs to 5/fs after the input data of each channel becomes "1" when RSTN bit is set to "1".

If DZFM bit is set to "1" while DZFB bit = "0", the DZF pins of both L and R channels go to "H" only when the input data for both channels are continuously zeros for 8192 LRCK cycles. The zero detect function can be disabled by setting DZFE bit = "0". In this case, DZF pins of both channels are always "L". The zero detect function is also disabled when Volume Bypass is selected in DSD mode.

The zero detect function can be disabled by setting DZFE bit = "0". In this case, DZF pins of both channels are always "L". The zero detect function is also disabled when Volume Bypass is selected in DSD mode. (Table 20)




Figure 47. Zero Detection Monitor Node

Table 32. Zero Detect Selection

DZFB	RSTN	Data	DZFL/R pin				
0	*	*	L	(default)			
1	*	*	Н				
	0	*	Н				
0	0 1	not zero	L				
		zero detect	Н				
	0	-	L				
1	1	not zero	Н				
	I	zero detect	L				
	DZFB 0 1 0	0 * 1 * 0 0 1	0 * * 1 * * 0 * 0 * 0 * 0 * 1 not zero zero detect 0 - 1 not zero	0 * * L 1 * H 0 * H 0 1 not zero L zero detect H 1 not zero H			

(*: Do not care)

The DZFL/R pin also has DSD full-scale detection output function. DSD full-scale detection signal (DMR, DML) is output from the DZFL/R pin when DDMOE bit = "1". The output signal setting of the DZFL/R pin is shown in Table 33. The output polarity is inverted when DZFB bit = "1".

Table 33. Output Signal Setting of the DZFL/DZFR Pin

DDMOE	DZFE	DZFM	DZFL pin	DZFR pin	
	0	*	L	L	(default)
		0	Lch Zero Detection Flag	Rch Zero Detection Flag	
0	1		AND Signal of	AND Signal of	
	-	1	Lch and Rch Zero	Lch and Rch Zero	
			Detection Flags	Detection Flags	
	*	0	DML	DMR	
	0	1	L		
1			AND Signal of	OR Signal of	
	1	1 1	Lch and Rch Zero	DML and DMR	
			Detection Flags		

(*: Do not care)

■ LR Channel Output Signal Select, Phase Inversion Function (PCM, DSD and EXDF Modes)

In register control mode, input and output combination of the AK4490R can be changed by MONO bit and SELLR bit. In addition, the output signal phase can be inverted by INVL bit and INVR bit. These functions are available on all audio formats. In pin control mode, the phase of Lch and Rch outputs can be inverted by setting the INV pin HIGH.

Table 34. Output Select (Register Control Mode)

MONO bit	SELLR bit	INVL bit	INVR bit	Lch Out	Rch Out	
		0	0	Lch In	Rch In	(default)
0	0	0	1	Lch In	Rch In Invert	
	U	1	0	Lch In Invert	Rch In	
		1	1	Lch In Invert	Rch In Invert	
		0	0	Rch In	Lch In	
0	1	0	1	Rch In	Lch In Invert	
	ı	1	0	Rch In Invert	Lch In	
		1	1	Rch In Invert	Lch In Invert	
		0	0	Lch In	Lch In	
1	0	0	1	Lch In	Lch In Invert	
1	U	1	0	Lch In Invert	Lch In	
		1	1	Lch In Invert	Lch In Invert	
1		0	0	Rch In	Rch In	
	1	0	1	Rch In	Rch In Invert	
		1	0	Rch In Invert	Rch In	
		1	1	Rch In Invert	Rch In Invert	

Table 35. Output Select (Pin Control Mode)

INV pin	Lch Out	Rch Out
0	Lch In Rch In	
1	Lch In Invert	Rch In Invert

■ Sound Quality Adjustment Function (PCM, DSD, EXDF; Register Control Mode only)

Sound quality of the AK4490R can be controlled by setting SC2 bit. The Analog Characteristics are specified and only guaranteed in Setting 1.

Table 36. Sound Quality Mode Select

	Take to the take the	_
SC2	Sound	
0	Measurement Mode (Setting 1)	(default)
1	Sound Quality Mode (Setting 2)	

■ DSD Signal Full-Scale Detection

analog output also delays.

The AK4490R has independent full-scale detection function for each channel in DSD mode. Mute function of analog output signal becomes enabled after detecting full-scale signal by setting DDM bit = "1". Figure 48 shows a block diagram of DSD signal playback. Input data of each channel pin (DSDL or DSDR) is received via the DSD_IF block and full-scale detection is executed at the DSD full-scale detection block. The AK4490R mutes the analog output when either L or R channel full-scale signal becomes "1" when DDM bit = "1". To prevent click noise, DSD_IF block output signal is delayed for "DDMT1-0 bits setting + 8DCLK cycles" by register block until the signal is muted completely, thus the

If the input data of either Lch or Rch is continuously "H" or "L" for the time set by DDMT1-0 bits, the AK4490R is in full-scale detection state (Table 37) and corresponding DML or DMR bit becomes "1" independently. These bits only indicate "1" while full-scale data is input. DML/DMR bit is "0" if the input data is not full-scale in PCM/EXDF mode. Full-scale detection signal can also be output from the DZFL or DZFR pin by setting DDMOE bit = "1". Refer to Table 32 for details. The AK4490R mutes the analog output when full-scale data is input to either L or R channel. This analog output mute transition is depending on the setting of DSDD bit that selects DSD playback path (Table 38).

When DSDD bit = "1" (Volume Bypass), the output data of DSD filter is changed to Zero data if the AK4490R is in full-scale state. When DSDD bit = "0" (Normal Path), the output data of DSD filter is changed to Zero data and the data is soft muted by DATT block if the AK4490R is in full-scale state. Mute transition time is set by ATS1-0 bits from 255/2fs to 4080/2fs (fs = 30 to 48 kHz in DSD mode). However, output signal is muted to zero immediately after the AK4490R becomes full-scale detection state since it is much depending on the DSD filter output data transition time.

Full-scale detection state is released when the input data of the full-scale input channel is toggled. The operation after full-scale detection is released is according to DSDD bit setting that selects DSD playback path (Table 38).

If DSDD bit = "1" (Volume Bypass), the AK4490R returns to normal operation as DSD filter output signal is output and the output data is changed immediately when the full-scale detection state is released. If DSDD bit = "0" (Normal Path), the AK4490R returns to normal operation as DSD filter output signal is output and the soft mute by the DATT block is released. The transition time until the output data returns to normal after releasing full-scale detection state is according to the setting of ATS1-0 bits since it is much depending on the transition time of attenuating coefficient of DATT block.





Figure 48. DSD Block Diagram

Table 37. DSD Signal Full-scale Detection Time Setting

Table 67: Beb digital 1 all deale Beleetier 1 line Cetting				
DDMT1	DDMT0	Detection Time	Register Delay	
0	0	256 DCLK Cycles	264 DCLK Cycles	(default)
0	1	512 DCLK Cycles	520 DCLK Cycles	
1	0	1024 DCLK Cycles	1032 DCLK Cycles	
1	1	128 DCLK Cycles	136 DCLK Cycles	

Table 38. DSD Mode and Device State after Full-Scale Detection (DDM bit = "1")


DSDD	Mode	Mute Transition time	Mute Release time	
0	Normal Path	Rapidly	As ATS 1-0	(default)
1	Volume Bypass	Rapidly		



Note:

- (1) Internal reset is released after 3/fs to 4/fs by setting RSTN bit = "1". The internal detection flag becomes "1" if full-scale data is input for a period set by DDMT 1-0 bits after releasing internal reset. In this case, excessive signals will be output from the analog output if the DSD input data is full-scale.
- (2) Transition time of analog output data to full-scale is set by DSDF bit.

Figure 49. Analog Output Waveform with DSD Full-scale Input (DDM bit = "0")



Notes:

- (1) Internal reset is released after 3/fs to 4/fs by setting RSTN bit = "1". The internal detection flag becomes "1" if the input data is full-scale for a period set by DDMT1-0 bits after releasing internal reset.
- (2) Analog output is forced to zero (VCML/R level) when the AK4490R detects full-scale data.
- (3) Analog output delays for the period set by DDMT1-0 bits + 8DCLK cycles when setting DDM bit = "1".
- (4) The time to return to normal output state from full-scale state is controlled by transition time setting of internal DATT circuit by ATS1-0 bits.
- (5) Analog output is forced to zero (VCML/R level) immediately when it becomes full-scale state during data input.

Figure 50. Analog Output Waveform with DSD Full-scale Input (DDM bit = "1")

■ Automatic Mode Switching Function (PCM/EXDF ⇔ DSD Mode; Register Control Mode only)

The AK4490R has automatic mode switching function that determines DSD or PCM/EXDF mode from input signals of the BICK/BCK/DCLK pin (#3), LRCK/DSDR pin (#5) and WCK pin (#6). This function is available by setting ADPE bit = "1" when the PDN pin = "H" and the PSN pin = "L". ADPE bit must be set while PW bit or RSTN bit = "0". DP bit is for manual setting.

It will be ignored when ADPE bit is "1". The result of automatic mode detection can be readout by ADP bit. This readout function of ADP bit is invalid and "0" data is readout when ADPE bit = "0". Group delay will be 18/fs longer in PCM/EXDF mode and 136 to 1032DCLK cycle longer according to full-scale detection time setting by DDMT1-0 bits in DSD mode when setting ADPE bit = "1" (Table 37).

PCM mode and EXDF mode are not distinguished. This function does not support DSD phase modulation format and edge inversion function of DSD receiving data (DCKB bit = "1"). EXDF bit must be set while PW bit or RSTN bit = "0".

[1] Mode Detect Start Condition

If one of the five conditions shown below is satisfied, the AK4490R executes mode detection. The AK4490R keeps previous mode instead of executing mode detection if any condition is not satisfied.

- 1. Input data of both channels are zero for a period set by ADPT1-0 bits (Table 39)
- 2. Output data of both channels are zero for a period set by ADPT1-0 bits because of attenuation. (Table 39)
- 3. Input data of both channels are full-scale for a period set by DDMT1-0 bits in DSD mode.
- 4. PW bit = "0"
- 5. RSTN bit = "0"

Table 39. Time Until Mode Detection when Input Data Becomes Zero

ADPT1	ADPT0	Waiting time for Zero Data	
0	0	8192/fs + 18/fs	(default)
0	1	4096/fs + 18/fs	
1	0	2048/fs + 18/fs	
1	1	1024/fs + 18/fs	

Note: fs = 30 to 48 kHz in DSD mode

[2] Mode Detect Operation

Mode Judgement Operation depends on EXDF bit setting. Please refer to following descriptions.

The AK4490R executes data mode detection even if there is no MCLK input when RSTN bit = "0". However, the analog output becomes Hi-Z and the AK4490R enters standby state when MCLK is stopped (MSTBN = 0). The AK4490R resumes operation according to a data mode that is detected when MCLK is input again. The data mode will be maintained if the input clock to the BICK/BCK/DCLK pin (#3) is stopped.

The AK4490R executes internal reset for 3/fs to 4/fs automatically when transition the data mode from DSD mode and resumes operation.

(1) PCM ⇔ DSD Mode; EXDF bit = "0"

When EXDF bit = "0", the AK4490R execute mode detection by comparing the input signal to the LRCK/DSDR pin (#5) to fixed code patterns. There are five fixed code patterns: "01101001 01101001", "01010101 01010101", "00110011 00110011", "00000000 00000000" and "11111111 11111111". The AK4490R detects DSD mode when the input data is matched with one of "01101001 01101001", "01010101 01010101" and "00110011 00110011" codes twice continuously. The AK4490R detects PCM mode when the input data is matched with either "00000000 0000000" or "111111111 11111111" code twice continuously. After detecting the data mode, ADP bit is changed according to detected mode and it is reflected to the operation on a rising edge of the LRCK/DSDR pin (#5) input data. The data mode is kept if the input data does not match to any of the fixed codes.

Table 40. Mode Detection Conditions when EXDF bit = "0"

#5 LRCK/DSDR Input Signal	Detection Result	
One of zero code pattern below is input twice continuously "01101001 01101001" or "01010101 00110011"	DSD Mode	
One of zero code pattern below is input twice continuously "00000000 00000000" or "11111111 11111111"	PCM Mode	

Input one of "01101001 01101001", "01010101 01010101", "00110011 00110011" code continuously to the DSDR pin to transition to DSD mode from PCM mode. Input a clock toggles in N*16BICK cycles (N must be an integral number greater than or equal to one) or a clock that keeps "L" or "H" for 32BICK cycles to the LRCK/DSDR pin (#5). Refer to Figure 51, Figure 52 and Figure 53 for the operation sequence.

Table 41. Input Signal when Switching PCM⇔DSD Modes (EXDF bit = "0")

Mode	#5 LRCK/DSDR Pin Input
DSD Mode	One of zero code pattern below is input "01101001 01101001" or "01010101 01010101" or "00110011 00110011"
PCM Mode	Clock toggles in N*16BICK cycles (N ≥ 1) or Clock that keeps "L" or "H" for 32BICK cycles

(2) EXDF ⇔ DSD Mode; EXDF bit = "1"

When EXDF bit = "1", the AK4490R detects DSD mode immediately and ADP bit becomes "1" to reflect the detection if an input clock to the BCK/DCLK pin (#3) has rising edges more than 256 times during one rising edge cycle of the input clock of the WCK pin (#6). The AK4490R detects EXDF mode if an input clock to the BCK/DCLK pin (#3) has rising edge less than or equal to 256 times for two rising edge cycles of the input clock of the WCK pin (#6) continuously.


Table 42. Mode Detection Conditions when EXDF bit = "1"

Number of Pulse of BCK/DCLK (#3) In WCK (#6) Cycle	Detection Result
256 < BCK/DCLK pulse number	DSD Mode
BCK/DCLK pulse number ≤ 256, Twice Continuously	EXDF Mode

In case transition from EXDF mode to DSD mode, input zero data to both channels in EXDF mode, or use the soft mute function to continuously set the data to zero for the period specified by ADPT1-0 bits, and then enter the clock in the WCK pin (#6). Input "L" to the WCK pin (#6) to playback DSD signal when setting EXDF bit = "1". Refer to Figure 54, Figure 55 and Figure 56 for the operation sequence.

Table 43. Input Signal when Switching DSD⇔EXDF Mode (EXDF bit = "1")


	,
Mode	#6 WCK Pin Input
DSD Mode	L
EXDF Mode	Clock in 32 to 96BCK Cycles



Note:

- (1) Automatic mode switching between PCM/EXDF and DSD modes is enabled by setting ADPE bit = "1" after setting PDN pin "L" → "H". If RSTN bit is in default value "0", mode detection operation will start.
- (2) Mode detection is performed by monitoring input signal code pattern of the LRCK/DSDR pin. It is executed for 34 cycles of the BICK/DCLK pin input clock and then ADP bit is changed on a rising edge of input signal of the LRCK/DSDR pin. Mode detection is executed even when there is no MCLK input.
- (3) When DSD mode is changed, the AK4490R executes internal reset for 3/fs to 4/fs automatically.
- (4) The AK4490R starts mode detection when input data of both channels are continuously zero for the period set by ADPT1-0 bits, and it finishes mode detection when a data that is not zero is input.
- (5) In PCM mode, analog output delay time becomes 18/fs longer comparing with when setting ADPE bit = "0".
- (6) In DSD mode, analog output delay time becomes longer comparing with when setting ADPE bit = "0". In this case, delay time depends on DDMT1-0 bits setting.
- (7) If BICK input is stopped in PCM mode, the AK4490R stays in PCM mode and continues operation.

Figure 51. Changing to DSD Mode after Power-up In PCM Mode (EXDF bit = "0")



Note:

- (1) Automatic mode switching between PCM/EXDF and DSD modes is enabled by setting ADPE bit = "1" after setting PDN pin "L" → "H". If RSTN bit is in default value "0", mode detection operation will start.
- (2) Mode detection is performed by monitoring input signal code pattern of the LRCK/DSDR pin. It is executed for 34 cycles of the BICK/DCLK pin input clock and then ADP bit is changed on a rising edge of input signal of the LRCK/DSDR pin. Mode detection is executed even when there is no MCLK input.
- (3) When DSD mode is changed, the AK4490R executes internal reset for 3/fs to 4/fs automatically.
- (4) The AK4490R starts mode detection when input data of both channels are continuously zero for the period set by ADPT 1-0 bits, and it finishes mode detection when a data that is not zero is input.
- (5) In DSD mode, analog output delay time becomes longer comparing with when setting ADPE bit = "0". In this case, delay time depends on DDMT1-0 bits setting.
- (6) In PCM mode, analog output delay time becomes 18/fs longer comparing with when setting ADPE bit = "0"
- (7) If DCLK input is stopped in DSD mode, the AK4490R stays in DSD mode and continues operation.
- (8) Upon power up the AK4490R, the AK4490R operates in PCM mode if DCLK is input and DSDR is not input.
- (9) If DCLK or DSD data input is stopped in DSD mode, the AK4490R stays in DSD mode and continues operation. In this case, full-scale data is input to the AK4490R. Excessive signal output can be avoided by setting DDM bit = "1" enabling automatic mute function works when detecting DSD full-scale input.

Figure 52. Changing to PCM Mode after Power-up In DSD Mode (EXDF bit = "0")

ADPE bit **RSTN** bit MCLK pin BICK/DCLK pin DSD zero LRCK/DSDR pin ||| **DSD** data DSD zero PCM data **DSD** data PCM data SDATA pin "L" SMUTE bit full scale Internal Attenuation full scale full scale -∞mute -∞mute Level (2)(2)(2)(2)DSD mode Detect \leftarrow Operation Enable (3)(3)ADP bit **■** (Result of Auto DSD mode setting) (4)(4)Internal RSTN signal (5)(6)(5)(6)

[AK4490R]


Note:

AOUT pin

Asahi KASEI

- (1) The transition time to mute completely by setting SMUTE bit = "1" is set by ATS1-0 bits.
- (2) The AK4490R starts mode detection when input data of both channels are continuously zero for the period set by ADPT1-0 bits, and it finishes mode detection when a data that is not zero is input.
- (3) Mode detection is performed by monitoring input signal code pattern of the LRCK/DSDR pin. It is executed for 34 cycles of the BICK/DCLK pin input clock and then ADP bit is changed on a rising edge of input signal of the LRCK/DSDR pin. Mode detection is executed even when there is no MCLK input.
- (4) When DSD mode is changed, the AK4490R executes internal reset for 3/fs to 4/fs automatically.
- (5) In PCM mode, analog output delay time becomes 18/fs longer comparing with when setting ADPE bit = "0".
- (6) In DSD mode, analog output delay time becomes longer comparing with when setting ADPE bit = "0". In this case, delay time depends on DDMT1-0 bits setting.


Figure 53. Changing to DSD Mode after Power-up In PCM Mode (EXDF bit = "0")



Note:

- (1) Automatic mode switching between PCM/EXDF and DSD modes is enabled by setting ADPE bit = "1" after setting PDN pin "L" → "H". EXDF bit must be set before ADPE bit if setting EXDF bit = "1".
- (2) If RSTN bit is in default value "0", mode detection will start by setting ADPE bit = "1".
- (3) Mode detection is performed by monitoring input clock of the WCK and BCK/DCLK pins. It takes 256DCLK cycles for mode switching from EXDF to DSD mode and takes 2WCK cycles for mode switching from DSD to EXDF mode. Mode detection is executed even when there is no MCLK input.
- (4) When DSD mode is changed, the AK4490R executes internal reset for 3/fs to 4/fs automatically.
- (5) The AK4490R starts mode detection when input data of both channels are continuously zero for the period set by ADPT1-0 bits, and it finishes mode detection when a data that is not zero is input.
- (6) In EXDF mode, analog output delay time becomes 18/fs longer comparing with when setting ADPE bit = "0".
- (7) In DSD mode, analog output delay time becomes longer comparing with when setting ADPE bit = "0". In this case, delay time depends on DDMT1-0 bits setting.
- (8) If BICK input is stopped in EXDF mode, the AK4490R stays in EXDF mode and continues operation.
- (9) WCK input should be "L" when using DSD mode since DSD mode detection is performed by monitoring presence or absence of the WCK input clock.

Figure 54. Changing to DSD Mode after Power-up In EXDF Mode (EXDF bit = "1")



Note:

- (1) Automatic mode switching between PCM/EXDF and DSD modes is enabled by setting ADPE bit = "1" after setting PDN pin "L" → "H". EXDF bit must be set before ADPE bit if setting EXDF bit = "1".
- (2) If RSTN bit is in default value "0", mode detection will start by setting ADPE bit = "1".
- (3) Mode detection is performed by monitoring input clock of the WCK and BCK/DCLK pins. It takes 256DCLK cycles for mode switching from EXDF to DSD mode and takes 2WCK cycles for mode switching from DSD to EXDF mode. Mode detection is executed even when there is no MCLK input.
- (4) According to power-up sequence, reset is released when MCLK is input after setting RSTN bit="1".
- (5) The AK4490R starts mode detection when input data of both channels are continuously zero for the period set by ADPT1-0 bits, and it finishes mode detection when a data that is not zero is input.
- (6) In DSD mode, analog output delay time becomes longer comparing with when setting ADPE bit = "0". In this case, delay time depends on DDMT 1-0 bits setting.
- (7) In EXDF mode, analog output delay time becomes 18/fs longer comparing with when setting ADPE bit = "0".
- (8) If DCLK input is stopped in DSD mode, the AK4490R stays in DSD mode and continues operation.
- (9) If DSDR input is stopped in DSD mode, the AK4490R stays in DSD mode and continues operation. In this case, full-scale data is input to the AK4490R. Excessive signal output can be avoided by setting DDM bit = "1" enabling automatic mute function works when detecting DSD full-scale input.

Figure 55. Changing to EXDF Mode after Power-up In DSD Mode (EXDF bit = "1")

EXDF bit ADPE bit RSTN bit MCLK pin BCK/DCLK pin "L" WCK pin DSD zero EXDF data **EXDF** data DSD data DINR/DSDR pin "L" SMUTE bit (1)Internal Attenuation full scale full scale full ∞mute -∞mute Level (2)(2)(2)(2)**DSD** mode Detect Operation Enable (3)(Result of Auto DSD mode setting) (4)Internal RSTN signal (5) **◆**▶ (6)(6)(5)

[AK4490R]

Asahi KASEI


AOUT pin

- (1) The transition time to mute completely by setting SMUTE bit = "1" is set by ATS1-0 bits.
- (2) The AK4490R starts mode detection when input data of both channels are continuously zero for the period set by ADPT1-0 bits, and it finishes mode detection when a data that is not zero is input.
- (3) Mode detection is performed by monitoring input clock of the WCK and BCK/DCLK pins. It takes 256DCLK cycles for mode switching from EXDF to DSD mode and takes 2WCK cycles for mode switching from DSD to EXDF mode. Mode detection is executed even when there is no MCLK input.
- (4) When DSD mode is changed, the AK4490R executes internal reset for 3/fs to 4/fs automatically.
- (5) In EDF mode, analog output delay time becomes 18/fs longer comparing with when setting ADPE bit = "0".
- (6) In DSD mode, analog output delay time becomes longer comparing with when setting ADPE bit = "0". In this case, delay time depends on DDMT1-0 bits setting.

Figure 56. Changing to DSD Mode after Power-up In PCM Mode (EXDF bit = "0")

■ Soft Mute Operation (PCM, DSD, EXDF)

The soft mute operation is performed at digital domain. When setting the SMUTE pin to "H" or SMUTE bit to "1", the output signal is attenuated by $-\infty$ during ATT_DATA \times ATT transition time from the current ATT level. When setting back the SMUTE pin to "L" or SMUTE bit to "0", the mute is cancelled, and the output attenuation gradually changes to the ATT level during ATT_DATA \times ATT transition time (Refer to Table 30 for ATT). If the soft mute is cancelled before attenuating $-\infty$ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle. The soft mute is effective for changing the signal source without stopping the signal transmission.



Note:

- (1) ATT_DATA \times ATT transition time. For example, this time is 4080LRCK cycles at ATT_DATA = 255 in PCM Normal Speed Mode.
- (2) The analog output corresponding to the digital input has group delay (GD).
- (3) If the soft mute is cancelled before attenuating -∞ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle.
- (4) When the input data for each channel is continuously zeros for 8192 LRCK cycles, the DZFL/R pin for each channel goes to "H". The DZFL/R pin immediately returns to "L" if the input data is not zero.

Figure 57. Soft Mute Function

■ LDO

When TVDD = 3.0 to 3.6 V, the power for digital core circuit (DVDD) is supplied by the internal LDO by setting the LDOE pin to "H". Table 44 shows the DVDD pin state with the PDN and LDOE pins setting. The internal LDO is powered up by setting the PDN pin from "L" to "H" (power-down release) and it starts supplying 1.8 V DVDD. Connect a 1 μ F (\pm 50 %) capacitor to the DVDD pin when using the LDO. It takes 0.1 msec (max.) to power-up the internal LDO.

Table 44. LDO Select Mode (* = Do not care)

PDN	LDOE	TVDD	DVDD
*	L	1.7 to 3.6 V	LDO OFF: Supply 1.7 to 1.98 V to the DVDD pin externally
L	Н	3.0 to 3.6 V	500 Ω Pull-down
Н	Н	3.0 to 3.6 V	LDO ON: LDO outputs 1.8 V. (Do not connect DVDD with other device loads)

The AK4490R has error detect function, as shown in Table 45 for LDO operation (LDOE pin = "H"). The internal LDO will be powered down and stop supplying the power to the digital core when an error is detected. In this case, the analog signal output and the SDA pin (in I^2C mode) becomes Hi-Z state (ACK is not output). The AK4490R must be reset by setting the PDN pin = "L" \rightarrow "H" to recover from the error detection state.

Table 45. LDO Error Detection

No	Error Detection	Error Detection Conditions
1	LDO Overvoltage Detection	The AK4490R detects an error when the output voltage of the LDO pin exceeds overvoltage threshold. Threshold: 2.35 V (typ)
2	LDO Overcurrent Detection	The AK4490R detects an error when the current flows from LDO output exceeds overcurrent threshold. Threshold: 54 mA (typ)

■ Analog Output Overcurrent Protection

Analog output pins AOUTLP/LN and AOUTRP/RN have channel independent overcurrent protection. When a current that exceeds 60 mA (typ.) is output from analog output pins, this function limits the output not to exceed 60 mA. This overcurrent protection is invalid if the PDN pin = "L", PW bit = "0", MSTBN bit = 0 or MCLK is stopped.


When the current becomes overcurrent and the current is limited, the analog signal continues to be output, but the output waveform is clipped. When the overcurrent condition disappears, the current limit is naturally released, and the normal waveform is restored.

■ Power Up/Down Function

The AK4490R is powered down when the PDN pin is "L". In power-down state, all circuits stop operation and initialized, and the analog output becomes floating (Hi-Z) state. The PDN pin must held "L" for more than 150 nsec for a certain reset after all power supplies are on. There is a possibility of malfunctions with the "L" pulse less than 150 nsec. Power-down is released by setting the PDN pin to "H" from "L". The analog output becomes floating (Hi-Z) state until all clocks are input.

[1] Pin Control Mode (PSN pin = "H")


All circuits will be powered up by inputting MCLK, LRCK and BICK clocks after the PDN pin = "H". Figure 58 shows system timing example of power down/up when using the internal LDO (LDOE pin = "H").



- (1) The PDN pin must be "L" when start supplying AVDD, TVDD and VDDL/R. It must be held "L" for more than 150 nsec after AVDD, TVDD and VDDL/R are powered up.
- (2) Internal LDO is powered up after the PDN pin = "H" if the LDOE pin = "H". The internal circuit will start operation (max 2 msec later) after PDN pin = "H".
- (3) The analog output corresponding to the digital input has group delay (GD).
- (4) Analog outputs are floating (Hi-Z) in power down mode.
- (5) Click noise occurs on an edge of PDN signal. This noise is output even if "0" data is input.
- (6) Mute the analog output externally if click noise (5) adversely affect system performance.
- (7) Do not input clocks (MCLK, BICK and LRCK) until after the power supplies are turned on.
- (8) VREFH/L must be powered up after or at the same time as VDDL/R.

Figure 58. Power-down/up Sequence Example (Pin Control Mode, LDOE pin = "H")

The timing example when not using the internal LDO (LDOE pin = "L") is shown in Figure 59. When the LDOE pin = "L", TVDD must be powered up before or at the same time of the DVDD.




- (1) The PDN pin must be "L" when start supplying AVDD, TVDD, DVDD and VDDL/R. It must be held "L" for more than 150 nsec after AVDD, TVDD, DVDD and VDDL/R are powered up.
- (2) In case the LDOE pin = "L", the internal circuit will start operation (max. 1 μ sec later) after PDN pin = "H".
- (3) The analog output corresponding to the digital input has group delay (GD).
- (4) Analog outputs are floating (Hi-Z) in power down mode.
- (5) Click noise occurs on an edge of PDN signal. This noise is output even if "0" data is input.
- (6) Mute the analog output externally if click noise (5) adversely affect system performance.
- (7) Do not input clocks (MCLK, BICK and LRCK) until after the power supplies are turned on.
- (8) TVDD must be powered up before or at the same time as DVDD. VREFH/L must be powered up after or at the same time as VDDL/R.
- (9) TVDD must be powered down after or at the same time as DVDD. Power-down sequences of other power supplies are not critical.

Figure 59. Power-down/up Sequence Example (Pin Control Mode, LDOE pin = "L")

[2] Register Control Mode (PSN pin = "L")


Figure 60 shows system timing example of power down/up when using the internal LDO (LDOE pin = "H"). Register access becomes available and internal LDO is powered up after setting the PDN pin = "H". The analog circuit starts operation by supplying necessary clocks (MCLK, LRCK and BICK for PCM mode, MCLK and DCLK for DSD mode, MCLK, BCK and WCK for EXDF mode) and the clock divider is powered up about after 4/fs. In this time, the analog output pins output analog common voltages (VCML, VCMR). Then the AK4490R transitions to normal operation by setting RSTN bit = "1".



- (1) The PDN pin must be "L" when start supplying AVDD, TVDD and VDDL/R. It must be held "L" for more than 150 nsec after AVDD, TVDD and VDDL/R are powered up.
- (2) Internal LDO is powered up after the PDN pin = "H" if the LDOE pin = "H". The internal circuit will start operation (max 2 msec later) after PDN pin = "H".
- (3) The analog output corresponding to the digital input has group delay (GD).
- (4) Analog outputs are floating (Hi-Z) in power down mode.
- (5) Click noise occurs on an edge of PDN signal. This noise is output even if "0" data is input.
- (6) Mute the analog output externally if click noise (5) adversely affect system performance.
- (7) The DZFL/R pin is "L" in power-down mode (PDN pin = "L").
- (8) It takes 3/fs to 4/fs until a reset instruction is valid when writing RSTN bit to "0" and it takes 3/fs to 4/fs when releasing the reset.
- (9) Do not input clocks (MCLK, BICK and LRCK) during power down state.
- (10) TVDD must be powered up before or at the same time as DVDD. VREFHL/R must be powered up after or at the same time as VDDL/R.

Figure 60. Power-down/up Sequence Example (Register Control Mode, LDOE pin = "H")

The system timing example of power up/down when not using LDO (LODE pin = "L") is shown in Figure 61. When the LDOE pin = "L", TVDD must be powered up before or at the same time as DVDD.



- (1) The PDN pin must be "L" when start supplying AVDD, TVDD, DVDD and VDDL/R. It must be held "L" for more than 150 nsec after AVDD, TVDD, DVDD and VDDL/R are powered up.
- (2) In case the LDOE pin = "L", the internal circuit will start operation (max. 1 μ sec later) after PDN pin = "H".
- (3) The analog output corresponding to the digital input has group delay (GD).
- (4) Analog outputs are floating (Hi-Z) in power down mode.
- (5) Click noise occurs at the edge of PDN signal. This noise is output even if "0" data is input.
- (6) Mute the analog output externally if click noise (5) adversely affect system performance.
- (7) The DZFL/R pin is "L" in power-down mode (PDN pin = "L").
- (8) It takes 3/fs to 4/fs until the internal RSTN is changed when changing RSTN bit to "0" and it takes 3/fs to 4/fs when changing RSTN bit to "1".
- (9) Do not input clocks (MCLK, BICK and LRCK) during power down state.
- (10) TVDD must be powered up before or at the same time as DVDD. VREFHL/R must be powered up after or at the same time as VDDL/R. Power up sequence of other power supplies are not critical.
- (11) TVDD must be powered down after or at the same time as DVDD. Power-down sequences of other power supplies are not critical.

Figure 61. Power-down/up sequence example (Register Control Mode, LDOE pin = "L")

■ Power Down/Standby/Reset Function

Power Down, Standby and Reset function of the AK4490R are controlled by PW bit, RSTN bit and MCLK (Table 46).


	Table 46. Fower Down, Standby, Reset Function												
Mode	PDN Pin	MCLK Supply	PW bit	RSTN bit	Digital Block	Analog Block	LDO and Registers	Analog Output					
Power Down	L	_	_	_	OFF	OFF	OFF	Hi-Z					
Standby (MCLK Stop) (Note 42)	Ħ	No		_	OFF	OFF	ON	Hi-Z					
Standby (PW bit = "0")	Н	Yes	0	_	OFF	OFF	ON	Hi-Z					
Reset	Ι	Yes	1	0	OFF	ON	ON	VCML/R					
Normal Operation	Н	Yes	1	1	ON	ON	ON	Signal output					

Table 46. Power Down, Standby, Reset Function

Note 42. This standby mode is valid in case MSTBN bit = "0". This standby mode is set by the condition of PDN pin, PW bit and RSTN bit in case MSTBN bit = "1".

[1] Standby mode by MCLK Clock

The AK4490R detects a clock stop and all circuits except MCLK stop detection circuit, control register, bias generation circuit and LDO (only when the LDOE pin = "H") stop operation if MCLK is not input for 1 µsec (min.) during operation (PDN pin = "H", MSTBN bit = 0). In this case, the analog output goes floating state (Hi-Z). The AK4490R returns to normal operation if PW bit and RSTN bit are "1" after starting to supply MCLK again. The zero detect function is disabled when MCLK is stopped.




- (1) The AK4490R detects MCLK stop and becomes power off state when MCLK edge is not detected for 1 µsec (min.) during operation.
- (2) The analog output goes to floating state (Hi-Z).
- (3) Click noise can be reduced by inputting "0" data when stopping and resuming MCLK supply.
- (4) Resume MCLK input to release the standby state by MCLK. In this case, power-up sequence by the PDN pin or standby sequence by PW bit is not necessary.
- (5) The analog output corresponding to the digital input has group delay (GD).

Figure 62. Standby Sequence by MCLK Clock

[2] Standby mode by PW bit

All circuits except control register, bias generation circuit and LDO (only when the LDOE pin = "H") stop operation by setting PW bit to "0". In this case, control register access is available. The analog output goes to floating state (Hi-Z). Figure 63 shows standby sequence by PW bit.




- (1) The analog output corresponding to the digital input has group delay (GD).
- (2) The analog output is floating (Hi-Z) state when PW bit = "0".
- (3) Click noise occurs on an edge of PW bit. This noise is output even if "0" data is input.
- (4) The zero detect function is enable when the AK4490R is standby (PW bit = "0"). This figure shows the seugnece when DZFE bit = "1", DZFB bit = "0" and DZFM bit = "0".
- (5) It takes 2/fs to 3/fs when releasing the standby state.
- (6) Mute the analog output externally if click noise (3) or Hi-Z output (2) adversely affect system performance.

Figure 63. Standby Sequence by PW bit

[3] Reset mode by RSTN bit

Digital circuits except control registers and clock divider are reset by setting RSTN bit to "0". In this case, control register settings are held, the analog output becomes VCML/R voltage and the DZFL/R pin outputs "H". Figure 64 shows power ON/OFF sequence by RSTN bit.



- (1) The analog output corresponding to the digital input has group delay (GD).
- (2) The analog output is VCML/R voltage when RSTN bit = "0".
- (3) Click noise occurs on an edge of internal RSTN signal. This noise is output even if "0" data is input.
- (4) This figure shows the sequnece when DZFE bit= "1", DZFB bit = "0" and DZFM bit = "0". The DZFL/R pin goes "H" on a falling edge of RSTN bit and goes "L" 2/fs after a rising edge of internal RSTN bit.
- (5) It takes 3/fs to 4/fs until the internal RSTN is changed when changing RSTN bit to "0" and it takes 3/fs to 4/fs when changing RSTN bit to "1".
- (6) Mute the analog output externally if click noise (3) adversely affects system performance.


Figure 64. Reset Timing Example

■ Synchronize Function (PCM, EXDF)

The AK4490R has a function that resets the internal counter to keep the timing of falling edge of the internal clock and the external clock edge in a certain range. With this synchronize function, group delays between each device can be kept within 4/256fs when using multiple AK4490R's.

Clock synchronize function becomes valid when input data of both L and R channels are "0" for 8192 times continuously in PCM mode or EXDF mode, when both L and R channels become "0" and kept for 8192 times continuously by attenuation or when RSTN bit = "0". In PCM mode, the internal counter is synchronized with a rising edged of LRCK (falling edge of LRCK in I₂S mode), and it is synchronized with a rising edge of WCK in EXDF mode. In this case, the analog output has the same voltage as VCML/R.


This function is disabled by setting SYNCE bit = "0" in register control mode. Figure 65 shows a synchronizing sequence when the input data is "0" for 8192 times continuously. Figure 66 shows a synchronizing sequence by RSTN bit.



- (1) Regarding ATT Transition time, refer to Table 30.
- (2) When both L and R channels data are "0" for 8192 times continuously, the DZFL and DZFR pins become "H" and the synchronize function is valid.
- (3) Internal data is fixed to "0" forcibly for 8/fs to 10/fs when internal counter is reset.
- (4) Click noise may occur when the internal counter is reset. This noise is output even if "0" data is input. Mute the analog output externally if this click noise affects the system performance.
- (5) When the internal clock and external clock are in synchronization, the internal counter is not reset even if the synchronize function is valid.

Figure 65. Synchronizing Sequence by Continuous "0" Data Input for 8192 Times

If RSTN bit is set to "0", the output signal of the DZFL/R pin becomes "H". Then, the DAC is reset after 3/fs to 4/fs and the analog output becomes the same voltage as VCML/R. The synchronize function becomes valid when both the DZFL and the DZFR pins output "H".



- (1) The DZFL and the DZFR pins become "H" by a falling edge of RSTN bit, and becomes "L" in 2/fs after a rising edge of internal signal of RSTN bit. The synchronize function is valid During the DZFL/R pin = "H"
- (2) Internal data is fixed to "0" forcibly for 2 to 3/fs when the internal counter is reset.
- (3) Since the analog output corresponding to digital input has group delay (GD), it is recommended to have a no-input period longer than the group delay before writing "0" to RSTN bit.
- (4) It takes 3/fs to 4/fs until the internal RSTN is changed when changing RSTN bit to "0" and it takes 3/fs to 4/fs when changing RSTN bit to "1". The synchronization function becomes valid immediately when writing "0" to RSTN bit. Therefore, there is a case that the internal counter is reset before internal RSTN signal of the LSI is changed.
- (5) Click noise occurs on rising and falling edges of the internal RSTN signal and when the internal counter is reset. This noise is output even if "0" data is input. Mute the analog output externally if this click noise affects the system performance.
- (6) To ensure synchronization, keep the reset state for at least 500 μsec after the synchronization function is enable.

Figure 66. Synchronization Sequence by RSTN Bit

■ Register Control Interface

The register control interface is enabled by setting the PSN pin = "L".


Pins (pin control mode) or registers (register control mode) can control the functions of the AK4490R. In pin control mode, the register setting is ignored, and in register control mode the pin settings are ignored. When the state of the PSN pin is changed, the AK4490R should be powered down by the PDN pin. Otherwise, malfunctions may occur since previous settings are not initialized.

Setting the PDN pin to "L" resets the registers to their default values. In register control mode, the digital block except control registers and clock divider is reset by setting RSTN bit to "0". In this case, the register values are not initialized.

I2C pin	Mode
L	3-wire Serial Control Mode
Н	I ² C-bus Control Mode

[1] 3-wire Serial Control Mode (I2C pin = "L")

Internal registers may be written to through 3-wire μP interface pins: CSN, CCLK and CDTI. The data on this interface consists of Chip address (2-bit, C1/0), Read/Write (1-bit; fixed to "1", write only), Register address (MSB first, 5-bit) and Control data (MSB first, 8-bit). The data is output on a falling edge of CCLK and the data is received on a rising edge of CCLK. The writing of data is valid when CSN "↑". The clock speed of CCLK is 5 MHz (max).



C1-C0: Chip Address (C1 bit =CAD1 pin, C0 bit =CAD0 pin)

R/W: READ/WRITE (Fixed to "1", Write only)

A4-A0: Register Address D7-D0: Control Data

Figure 67. Control I/F Timing

- (1) The AK4490R does not support read commands in 3-wire serial control mode.
- (2) When the AK4490R is in power down mode (PDN pin = "L"), writing into control registers is prohibited.
- (3) The control data cannot be written when the CCLK rising edge is 15 times or less, or 17 times or more during CSN is "L".

[2] I²C-bus Control Mode (I2C pin = "H")

The AK4490R supports the fast-mode I²C-bus.


(1) WRITE Operation

Figure 68 shows the data transfer sequence for the I2C-bus mode. All commands are preceded by a START condition. A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 74). After the START condition, a slave address is sent. This address is 7 bits long followed by the eighth bit that is a data direction bit (R/W). The most significant five bits of the slave address are fixed as "00100". The next bits are CAD1 and CAD0 (device address bits). This bit identifies the specific device on the bus. The hard-wired input pin (CAD1 pin, CAD0 pin) sets these device address bits (Figure 69). If the slave address matches that of the AK4490R, the AK4490R generates an acknowledge and the operation is executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse (Figure 75). A R/W bit value of "1" indicates that the read operation is to be executed, and "0" indicates that the write operation is to be executed.

The second byte consists of the control register address of the AK4490R and the format is MSB first. The most significant three bits are fixed as "000" (Figure 70). The data after the second byte contains control data. The format is MSB first, 8bits (Figure 71). The AK4490R generates an acknowledge after each byte is received. Data transfer is always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition (Figure 74).

The AK4490R can perform more than one byte write operation per sequence. After receipt of the third byte the AK4490R generates an acknowledge and awaits the next data. The master can transmit more than one byte instead of terminating the write cycle after the first data byte is transferred. After receiving each data packet the internal address counter is incremented by one, and the next data is automatically taken into the next address. If the address exceeds "15H" prior to generating a stop condition, the address counter will "roll over" to "00H" and the previous data will be overwritten.

The data on the SDA line must remain stable during the HIGH period of the clock. HIGH or LOW state of the data line can only be changed when the clock signal on the SCL line is LOW (Figure 76) except for the START and STOP conditions.



(2) READ Operation

Set the R/W bit = "1" for the READ operation of the AK4490R. After transmission of data, the master can read the next address's data by generating an acknowledge instead of terminating the write cycle after the receipt of the first data word. After receiving each data packet the internal address counter is incremented by one, and the next data is automatically taken into the next address. If the address exceeds "15H" prior to generating stop condition, the address counter will "roll over" to "00H" and the data of "00H" will be read out.

The AK4490R supports two basic read operations: Current Address Read and Random Address Read.

(2)-1. Current Address Read

The AK4490R has an internal address counter that maintains the address of the last accessed word incremented by one. Therefore, if the last access (either a read or write) were to address "n", the next CURRENT READ operation would access data from the address "n+1". After receipt of the slave address with R/W bit "1", the AK4490R generates an acknowledge, transmits 1-byte of data to the address set by the internal address counter and increments the internal address counter by 1. If the master does not generate an acknowledge but generates a stop condition instead, the AK4490R ceases the transmission.




Figure 72. Current Address Read

(2)-2. Random Address Read

The random read operation allows the master to access any memory location at random. Prior to issuing the slave address with the R/W bit "1", the master must first perform a "dummy" write operation. The master issues a start request, a slave address (R/W bit = "0") and then the register address to read. After the register address is acknowledged, the master immediately reissues the start request and the slave address with the R/W bit "1". The AK4490R then generates an acknowledge, 1 byte of data and increments the internal address counter by 1. If the master does not generate an acknowledge but generates a stop condition instead, the AK4490R ceases the transmission.




Figure 73. Random Address Read




Figure 74. Start Condition and Stop Condition




Figure 75. Acknowledge (I²C Bus)




Figure 76. Bit Transfer (I²C Bus)

■ Register Map

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	ACKS	EXDF	ECS	0	DIF2	DIF1	DIF0	RSTN
01H	Control 2	DZFE	DZFM	SD	DFS1	DFS0	DEM1	DEM0	SMUTE
02H	Control 3	DP	ADP	DCKS	DCKB	MONO	DZFB	SELLR	SLOW
03H	Lch ATT	ATTL7	ATTL6	ATTL5	ATTL4	ATTL3	ATTL2	ATTL1	ATTL0
04H	Rch ATT	ATTR7	ATTR6	ATTR5	ATTR4	ATTR3	ATTR2	ATTR1	ATTR0
05H	Control 4	INVL	INVR	0	0	0	0	DFS2	SSLOW
06H	DSD1	DDM	DML	DMR	DDMOE	DDMT1	DDMT0	DSDD	DSDSEL0
07H	Control 5	MSTBN	0	0	0	GC2	GC1	GC0	SYNCE
08H	Sound Control	0	0	0	0	0	SC2	0	0
09H	DSD2	0	0	0	0	0	0	DSDF	DSDSEL1
0AH	Control 6	TDM1	TDM0	SDS1	SDS2	0	PW	0	0
0BH	Control 7	ATS1	ATS0	0	SDS0	0	0	0	TEST
0CH	Reserved	0	0	0	0	0	0	0	0
0DH	Reserved	0	0	0	0	0	0	0	0
0EH	Reserved	0	0	0	0	0	0	0	0
0FH	Reserved	0	0	0	0	0	0	0	0
10H	Reserved	0	0	0	0	0	0	0	0
11H	Reserved	0	0	0	0	0	0	0	0
12H	Reserved	0	0	0	0	0	0	0	0
13H	Reserved	0	0	0	0	0	0	0	0
14H	Reserved	0	0	0	0	0	0	0	0
15H	Control 8	ADPE	ADPT1	ADPT0	0	0	0	0	0

- (1) In 3-wire serial control mode, the AK4490R does not support read commands.
- (2) The AK4490R supports read command in I2C-bus control mode.
- (3) If the address exceeds "15H", the address counter will "roll over" to "00H" and the next write/read address will be "00H" by automatic increment function in I²C-Bus mode.
- (4) TEST bit on the address 0BH (D0) and bits indicated as 0 in each address must contain a "0" value except addresses from 0CH to 14H. Malfunctions may occur if writing "1" value to these bits.
- (5) Writing after 16H is forbidden. Malfunctions may also occur by this action.
- (6) When the PDN pin goes to "L", the registers are initialized to their default values.
- (7) When RSTN bit is set to "0", the digital block except control registers and clock divider is reset, and the registers are not initialized to their default values.
- (8) When the PSN pin state is changed, the AK4490R should be reset by the PDN pin.
- (*) The AK4490R is a register compatible device with the AK4493S.

■ Register Definitions

Addr Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H Control 1	ACKS	EXDF	ECS	0	DIF2	DIF1	DIF0	RSTN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	1	1	0	0

RSTN: Internal Timing Reset

0: Reset. All registers are not initialized. (default)

1: Normal Operation

DIF2-0: Audio Data Interface Modes (Table 22)

Initial value is "110" (Mode6: 32bit MSB justified).

ECS: EXDF mode clock setting (Table 21)

0: WCK = 768 kHz mode(default)

1: WCK = 384 kHz mode

EXDF: External Digital Filter I/F Mode (Register Control Mode only)

0: Disable: Internal Digital Filter mode (default)

1: Enable: External Digital Filter mode

ACKS: Master Clock Frequency Auto Setting Mode Enable (PCM & EXDF mode only). (Table 14, Table 5)

0: Disable: Manual Setting Mode (default)

1: Enable: Auto Setting Mode

Addr R	egister Name	D7	D6	D5	D4	D3	D2	D1	D0
01H C	Control 2	DZFE	DZFM	SD	DFS1	DFS0	DEM1	DEM0	SMUTE
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	1	0	0	0	1	0

SMUTE: Soft Mute Enable

0: Normal Operation (default)1: DAC outputs soft-muted.

DEM1-0: De-emphasis Filter Control (Table 27) Initial value is "01" (OFF).

DFS 1-0: Sampling Speed Control. (Table 7, Table 11)
Initial value is "000" (Normal Speed). Click noise occurs when DFS 2-0 bits are changed.

SD: Short Delay Filter Enable. (Table 25)

0: Traditional filter (SSLOW = 0)

Super Slow Roll-off (SSLOW = 1, SD = 0)

1: Short delay filter (default, SSLOW = 0) Low Dispersion Filter (SSLOW = 1, SD = 1)

DZFM: Data Zero Detect Mode

0: Channel Separated Mode (default)

1: Channel ANDed Mode

If the DZFM bit is set to "1", the DZF pins of both L and R channels go to "H" only when the input data at both channels are continuously zeros for 8192 LRCK cycles.

DZFE: Data Zero Detect Enable

0: Disable (default)

1: Enable

Zero detect function can be disabled by DZFE bit "0". In this case, the DZF pins of both channels are always "L".

Addr Register Name	D7	D6	D5	D4	D3	D2	D1	D0
02H Control 3	DP	ADP	DCKS	DCKB	MONO	DZFB	SELLR	SLOW
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

SLOW: Slow Roll-off Filter Enable. (Table 25)

0: Slow Roll-off filter disable (default)

1: Slow Roll-off filter

SELLR: The data selection of L channel and R channel to analog outputs, when MONO mode

0: All channel output L channel data, when MONO mode. (default)

L channel output L channel data, R channel data output R channel data (default)

1: All channel output R channel data, when MONO mode.

L channel output R channel data, R channel data output L channel data

DZFB: Inverting Enable of DZF. (Table 32)

0: DZF pin goes "H" at Zero Detection (default)

1: DZF pin goes "L" at Zero Detection

MONO: MONO mode Stereo mode select

0: Stereo mode (default)

1: MONO mode

DCKB: Polarity of DCLK (DSD Only)

0: DSD data is output from DCLK falling edge. (default)

1: DSD data is output from DCLK rising edge.

DCKS: Master Clock Frequency Select at DSD mode (DSD only)

0: 512fs (default)

1: 768fs

ADP: Read Back register for internal operation mode. This bit is valid when ADRE bit = "1". It is invalid when ADPE bit = "0" and readouts "0" when read.

O. DOM Mada/EVDE Mada

0: PCM Mode/EXDF Mode

1: DSD Mode

DP: DSD/PCM Mode Select

0: PCM Mode (default)

1: DSD Mode

When DP bit is changed, the AK4490R should be reset by RSTN bit.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
03H	Lch ATT	ATTL7	ATTL6	ATTL5	ATTL4	ATTL3	ATTL2	ATTL1	ATTL0
04H	Rch ATT	ATTR7	ATTR6	ATTR5	ATTR4	ATTR3	ATTR2	ATTR1	ATTR0
	R/W		R/W						
	Default	1	1	1	1	1	1	1	1

ATTL 7-0: Attenuation Level ATTR 7-0: Attenuation Level

255 levels 0.5 dB step + mute

Data Attenuation

FFH 0 dB (default)

FEH -0.5 dB FDH -1.0 dB

. 02H -126.5 dB 01H -127.0 dB 00H MUTE (-∞)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
05H	Control 4	INVL	INVR	0	0	0	0	DFS2	SSLOW
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

SSLOW: Super Slow Roll Off (Digital Filter bypass mode) or Low Dispersion Filter Enable. (Table 25)

0: Disable (default)
1: Enable (see also SD)

DFS2: Sampling Speed Control. (Table 11)

INVR: AOUTR Output Phase Inverting

0: Disable (default)

1: Enable

INVL: AOUTL Output Phase Inverting

0: Disable (default)

1: Enable

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
06H	DSD1	DDM	DML	DMR	DDMODE	DDMT1	DDMT0	DSDD	DSDSEL0
	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

DSDSEL1-0: DSD Sampling Speed Control (Table 19)

00: DSD64 01: DSD128 10: DSD256 11: DSD256

DSDD: DSD Playback Path Control

0: Normal Path (default)1: Volume Bypass

DDMT1-0: DSD Signal Full-scale Detection Time Setting (Table 37)

DDMOE: Output Setting of the DMR/L Pins for DSD Full-scale Detection (Table 33)

DMR/DML: This register outputs detection flag when a full-scale signal is detected at DSDR/L channel.

DDM: DSD Data Mute

The AK4490R has an internal mute function that mutes the output when DSD input data becomes all "1" or all "0" for 2048 samples (1/fs) continuously. DDM bit controls this function.

0: Disable (default)

1: Enable

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
07H Control 5		MSTBN	0	0	0	GC2	GC1	GC0	SYNCE
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	1

SYNCE: SYNC Mode Enable

0: SYNC Mode Disable

1: SYNC Mode Enable (default)

GC2-0: PCM, DSD mode Gain Control (Table 31)

GC2 bit is don't care register.

MSTBN: Automatically Stand-by mode enable when MCLK is stopped.

0: Enable (default)

1: Disable

Addr Register Name	D7	D6	D5	D4	D3	D2	D1	D0
08H Sound Control	0	0	0	0	0	SC2	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

SC2: Sound Control. (Table 36)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
09H DSD2		0	0	0	0	0	0	DSDF	DSDSEL1
	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

DSDSEL1-0: DSD Sampling Speed Control (Table 19)

00: DSD64 01: DSD128 10: DSD256 11: DSD256

DSDF: Cut-off Frequency of DSD Filter Control (Table 26)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
0AH Control 6		TDM1	TDM0	SDS1	SDS2	0	PW	0	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	1	0	0

PW: Standby State Control

0: Standby

1: Normal Operation (default)

SDS 2-0: Output Data Slot Selection of Each Channel

0: Normal Operation

1: Output Data of Other Slot (Table 23)

The default value is "000".

TDM 1-0: TDM Mode Select

00: Normal (default)

01: TDM128 10: TDM256 11: TDM512

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
0BH Control 7		ATS1	ATS0	0	SDS0	0	0	0	TEST
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

TEST: "0" value must be written to this bit. Otherwise malfunctions may occur.

SDS 2-0: Output Data Slot Selection for Each Channel

0: Normal

1: Output Data of Other Slot (Table 23)

ATS 1-0: Transition Time between Set Values of ATTL/R7-0 bits (Table 30) The default value is "00".

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
0CH	Reserved	0	0	0	0	0	0	0	0
0DH	Reserved	0	0	0	0	0	0	0	0
0EH	Reserved	0	0	0	0	0	0	0	0
0FH	Reserved	0	0	0	0	0	0	0	0
10H	Reserved	0	0	0	0	0	0	0	0
11H	Reserved	0	0	0	0	0	0	0	0
12H	Reserved	0	0	0	0	0	0	0	0
13H	Reserved	0	0	0	0	0	0	0	0
14H	Reserved	0	0	0	0	0	0	0	0
	R/W	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0

0CH: Reserved

0DH: Reserved

0EH: Reserved

0FH: Reserved

10H: Reserved

11H: Reserved

12H: Reserved

13H: Reserved

14H: Reserved

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
15H	Control 8	ADPE	ADPT1	ADPT0	0	0	0	0	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

ADPT1-0: Time until PCM/DSD mode detection when input data becomes zero (PCM/EXDF⇔DSD modes) (Table 39).


ADPE: Automatic Mode Switching Function Enable Bit for PCM/EXDF and DSD Modes

0: Disable (default)

1: Enable

10. Recommended External Circuits

■ Pin Control Mode, LDO disable




Notes:

- Power lines of AVDD, TVDD, VDDL and VDDR should be distributed separately with low impedance of regulators, etc. maintained.
- (2) AVSS, DVSS, VSSL and VSSR must be connected to the same analog ground plane. (Analog ground should have low impedance as a solid pattern. THD+N characteristics will degrade if there are impedances between each VSS.)
- (3) It is recommended to input MCLK via a damping resistor. Without the resistor, there is a possibility that THD+N characteristic degrades because of high-frequency noise of MCLK.
- (4) All input pins except pull-down/pull-up pins should not be allowed to float.

Figure 77. Typical Connection Diagram (AVDD = TVDD = 1.8 V, VDDL/R = VREFHL/R = 5.0 V, DVDD = 1.8 V, LDOE pin = "L", Pin Control Mode)

■ Pin Control Mode, LDO enable



Notes:

- Power lines of AVDD, TVDD, VDDL and VDDR should be distributed separately with low impedance of regulators, etc. maintained.
- (2) AVSS, DVSS, VSSL and VSSR must be connected to the same analog ground plane. (Analog ground should have low impedance as a solid pattern. THD+N characteristics will degrade if there are impedances between each VSS.)
- (3) It is recommended to input MCLK via a damping resistor. Without the resistor, there is a possibility that THD+N characteristic degrades because of high-frequency noise of MCLK.
- (4) All input pins except pull-down/pull-up pins should not be allowed to float.
- (5) For DVDD pin, 1 μ F capacitor(\pm 50 %, including temperature characteristics) should be connected.

Figure 78. Typical Connection Diagram (AVDD = TVDD = 3.3 V, VDDL/R = VREFHL/R = 5.0 V, LDOE pin = "H", Pin Control Mode)

■ Grounding and Power Supply Decoupling

To minimize coupling by digital noise, decoupling capacitors should be connected to AVDD, TVDD, DVDD, VDDL and VDDR. AVDD and VDDL/R are supplied from analog supply in system, and TVDD and DVDD are supplied from digital supply in system. Power lines of VDDL/R should be distributed separately, from the point with low impedance of regulators or other parts.

AVSS, DVSS, VSSL and VSSR must be connected to the same analog ground plane. Decoupling capacitors for high frequency should be placed as near as possible to the AK4490R.

■ Reference Voltage

The differential voltage between VREFHL and VREFLL, and VREFHR and VREFLR set the full-scale of the analog output range. The VREFHL/R pin is normally connected to 5.0 V reference voltage, and the VREFLL/R pin is normally connected to the 0V reference voltage. Connect a 0.1 μ F ceramic capacitor and 470 μ F (min. value depends upon power supply quality) electrolytic capacitor between VREFHL and VREFLL, and VREFHR and VREFLR. Especially the ceramic capacitors should be connected as near as possible to the pin.

The VREFHL, VREFHR, VREFLL and VREFLR pins should avoid noises from other power supplies. Connect the VREFHL/R pin to the analog 5.0 V via a 10 Ω resistor, and the VREFLL/R pin to the analog ground via a 10 Ω resistor when it is difficult to obtain expected analog characteristics because of noises from other power supplies (A low pass filter of fc = 17 Hz will be composed with the 470 μ F capacitor and the 10 Ω resistor. It removes signal frequency noise from other power supply lines).

No load current may be drawn from the VCML/R pin since VCML/R is a common voltage of analog signals. All digital signals, especially clocks, should be kept away from the VREFHL/R and VREFLL/R pins in order to avoid unwanted coupling into the AK4490R.

■ Analog Output

The analog outputs are full differential outputs. The differential outputs are summed externally, AOUTL/R = (AOUTLP/RP) - (AOUTLN/RN) between AOUTLP/RP and AOUTLN/RN. When the summing gain is 1 and VREFHL/R - VREFLL/R = 5 V, the output range is +/-2.8 Vpp (typ.) centered around VCML and VCMR voltages. In this case, the output range after summing will be 5.6 Vpp (typ.). The bias voltage of the external summing circuit is supplied externally.

The input data format is 2's complement. The output voltage AOUTL/R is a positive full-scale for 7FFFFFFH (@ 32-bit) and a negative full-scale for 80000000H (@ 32-bit). The ideal AOUTL/R is 0 V for 00000000H (@ 32-bit). The internal switched capacitor filters attenuate the noise generated by the delta sigma modulator beyond the audio passband.

Figure 79 and Figure 80 show examples of external LPF circuit summing the differential outputs by a single op-amp. Figure 81 shows an example of external LPF with two op-amps and differential output circuits. Figure 82 shows an example of external LPF with two op-amps and the circuit when setting MONO bit = "1". A resistor that has 1 % or less absolute error must be used for external LPFs.




Figure 79. External LPF Circuit Example 1 (fc = 99.2 kHz (Typ), Q = 0.704(Typ))

Table 48. Frequency Response of External LPF Circuit Example 1

Gain (1 kHz, Typ)	+0.00 dB	
Frequency	20 kHz	-0.01 dB
Response	40 kHz	-0.13 dB
(ref:1 kHz, Typ)	80 kHz	-1.57 dB




Figure 80. External LPF Circuit Example 2 (fc = 132 kHz (Typ), Q = 0.689 (Typ))

Table 49. Frequency Response of External LPF Circuit Example 2

Gain (1 kHz, Typ)	+0.00 dB	
Frequency	20 kHz	-0.03 dB
Response	40 kHz	-0.09 dB
(ref:1 kHz, Typ)	80 kHz	-0.62 dB




Figure 81. External LPF Circuit Example 3 (fc = 178 kHz(typ), Q = 0.67(typ))

Table 50. Frequency Response of External LPF Circuit Example 3

Gain (1 kHz, Typ)	+9.54 dB	
Frequency	20 kHz	-0.01 dB
Response	40 kHz	-0.07 dB
(ref:1 kHz, Typ)	80 kHz	-0.34 dB





Figure 82. External LPF Circuit Example for mono mode (fc = 178 kHz(typ), Q = 0.67(typ))

11. Package

■ Outline Dimensions (48-pin LQFP)




■ Material & Terminal Finish

Package Molding Compound: Epoxy, Halogen (Br and Cl) free

Lead Frame Material: EFTEC-64T

Terminal Surface Treatment: Solder (Pb free) plate

■ Marking



- 1) Pin #1 indication
- 2) Date Code: XXXXXXX (7 digits)
- 3) Marking Code: AK4490REQ
- 4) AKM Logo

12. Ordering Guide

■ Ordering Guide

-40 to +85 °C $\,$ 48-pin LQFP (0.5 mm pitch) Evaluation Board for AK4490R $\,$ AK4490REQ

AKD4490R

13. Revision History

Date (Y/M/D)	Revision	Reason	Page	Contents
22/02/04	00	First Edition		
22/02/07	01	Error Correction	62	Figure 50 (1) RSTN bit = "0" → RSTN bit = "1"
22/03/11	02	Spec Change	10	6. Absolute Maximum Ratings VDDL/R (Max.) 6.0 V → 5.55 V VREFHL/R (Max.) VDDL/R+0.3 or 6.0 → VDDL/R+0.3 or 5.55
				Note 6. (VDDL/R + 0.3) or 6.0 V \rightarrow (VDDL/R + 0.3) or 5.55 V
			12	8. Electrical Characteristics ■Analog Characteristics [1] PCM Mode THD+N fs = 96 kHz (0dBFS) -19 dB → -111 dB fs = 192 kHz (0dBFS) -106 dB → -111 dB fs = 384 kHz (0dBFS) -106 dB → -111 dB fs = 768 kHz (0dBFS) -106 dB → -111 dB
		Description Change	35	9. Function Description Table 2 "On/Off Control of standby by MCLK" is added Internal condition is added in Pin Control Mode.
		Error Correction	42	2-2. Auto Setting Mode (AFSD bit = "0", ACKS bit = "1") → Auto Setting Mode (AFSD bit = "0", ACKS bit = "1")
			59	■ LR Channel Output Signal Select, Phase Inversion Function (PCM, DSD and EXDF Modes) In pin control mode, the phase of R channel output can be inverted by setting the INVR pin. → In pin control mode, the phase of Lch and Rch outputs can be inverted by setting the INV pin.

IMPORTANT NOTICE —

0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current state of the Products.

- 1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
- 2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
- 3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
- 4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
- 6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
- 7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.