

8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS**DESCRIPTION**

The M62361FP is a Bi-CMOS semiconductor IC, containing 6 channels of 8-bit D-A converters(DAC), with a buffer operational amplifier provided in the output of each channel. It is easy to use due to serial data input, and three-pin(DT,CK,ST)connection with microcomputer.

This IC is designed to be operable when chip select data contained in the 15-bit data conforms to the state of the CS terminal. Accordingly, the IC can process data by strobe signals common with other devices connected to the bus of microcomputer, and does not involve an microcomputer port to drive the IC. The inputs are connected to a level shift circuit so that the input threshold level does not depend on supply voltage. The IC also contains an initialization function to reset output(0 scale)when power is turned ON or drops.

FEATURES

- Output buffer operational amplifier provided in each channel
- 15-bit serial data input
- 6 channels of R-2R and segment type 8-bit DAC
- Chip select terminal
- Power-on reset function

APPLICATION

Digital-analog conversion in industrial or home-use electric equipment.

Automatic control in combination with EEROM and microcomputer(Substitute for conventional semi-fixed resistor)


Signal gain setting of display monitor and CTV.

PIN CONFIGURATION (TOP VIEW)

| | | | |
|-----|---|----|------|
| DK | 1 | 16 | VDD |
| CK | 2 | 15 | Ao1 |
| ST | 3 | 14 | Ao2 |
| CS | 4 | 13 | Ao3 |
| NC | 5 | 12 | Ao4 |
| D.G | 6 | 11 | Ao5 |
| A.G | 7 | 10 | Ao6 |
| Vss | 8 | 9 | VREF |


Outline 16P2N-A

NC:NO CONNECTION

BLOCK DIAGRAM

8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS**EXPLANATION OF TERMINALS**

| Pin No. | Symbol | Function |
|---------|------------------|--|
| ① | DT | Serial data input terminal |
| ② | CK | Shift clock input terminal to input data at rise of clock pulse |
| ③ | ST | Strobe input terminal to latch data in the register when H-level signal is input |
| ④ | CS | Chip select terminal |
| ⑯ | V _{DD} | Power supply terminal for input level shift circuit and buffer amplifier |
| ⑥ | D•G | GND terminal for digital line |
| ⑦ | A•G | GND terminal for analog line |
| ⑨ | V _{REF} | 8-bit D-A converter power supply terminal |
| ⑧ | V _{ss} | 8-bit D-A converter minimum power supply terminal |
| ⑯ | Ao1 | 8-bit D-A converter output terminal |
| ⑯ | Ao2 | |
| ⑯ | Ao3 | |
| ⑯ | Ao4 | |
| ⑯ | Ao5 | |
| ⑯ | Ao6 | |
| ⑤ | NC | Not used |

TIMING CHART (MODEL)

8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS**ABSOLUTE MAXIMUM RATINGS(Ta=25°C, unless otherwise noted)**

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|-----------------------|------------|----------------------|-------|
| V _{DD} | Supply voltage | | -0.3~+15 | V |
| V _{REF} | Reference voltage | | -0.3~+8 | V |
| V _{IN} | Input voltage | | -0.3~V _{DD} | V |
| A _o | Output voltage | | -0.3~V _{DD} | V |
| P _d | Power dissipation | | 550 | mW |
| K _θ | Thermal derating | | 5.5 | mW/°C |
| T _{opr} | Operating temperature | | -20~+85 | °C |
| T _{stg} | Storage temperature | | -55~+125 | °C |


ELECTRICAL CHARACTERISTICS**DC CHARACTERISTICS(Ta=25°C, V_{DD}=8.0V, V_{REF}=5.0V, V_{ss}=0V, R_L=2kΩ unless otherwise noted)**

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------------|--|--|----------------------------|------|------------------------|-----------------|
| | | | Min. | Typ. | Max. | |
| V _{DD} | Operating supply voltage | Ta=-25 ~ +85°C | 6.0 | 8.0 | 14.0 | V |
| I _{DD} | Current dissipation | Set at $\frac{128}{256}$ for all channels. R _L =∞ | | 5 | 10 | mA |
| V _{REF} | Voltage range at V _{REF} | V _{REF} =V _{DD} -2V | 4.0 | | 7.5 | V |
| V _{ss} | Voltage range at V _{ss} | | -0.2 | 0.0 | 1.0 | V |
| I _{REF} | Maximum sink current at V _{REF} | Set at $\frac{107}{256}$ for all channels. | | 1.5 | 3 | mA |
| R _{SL} | Resolution | | | | 8 | bit |
| E _{ZR} | Zero point error | V _{ss} ≥0.3V | -1.5 | | 1.5 | LSB |
| E _{FS} | Full scale error | | -1.5 | | 1.5 | LSB |
| DNL | Differential nonlinearity error | Monotony assured | -1.0 | | 1 | LSB |
| E _{CH} | Error between channels | | -3 | | 3 | LSB |
| V _{IH} | Input voltage | H-level | V _{DD} =6.0 ~ 10V | 3.5 | | V _{DD} |
| V _{IL} | | L-level | V _{DD} =6.0 ~ 10V | 0 | | V |
| I _{IH} | Input current | H-level | V _{DD} =6.0 ~ 10V | | 0 | 10 μA |
| I _{IL} | | L-level | V _{DD} =6.0 ~ 10V | | -1.5 | 10 μA |
| V _{AO} | Output voltage range | | 0.3 | | V _{REF} -2LSB | V |
| I _{sink} | Output sink current | Set at $\frac{15}{256}$ min. for all channels. | 0 | | 100 | μA |
| I _{source} | Output source current | For FSR*, A _o ≥FSR-2LSB | -5 | | 0 | mA |
| S _R | Output through rate | | 0.3 | | | V/μs |
| V _{S1} | Reset detection voltage 1 | Detection of V _{DD} power | 4.25 | 4.45 | 4.65 | V |
| ΔV _{S1} | Hysteresis voltage 1 | Detection of V _{DD} power | 0.05 | 0.1 | 0.2 | V |
| V _{S2} | Reset detection voltage 2 | Detection of V _{REF} power | 2.85 | 3.0 | 3.15 | V |
| ΔV _{S2} | Hysteresis voltage 2 | Detection of V _{REF} power | 0.03 | 0.06 | 0.15 | V |

(*Full scale range = maximum output voltage setting)

8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS**AC CHARACTERISTICS** (Ta=25°C, V_{DD}=8.0V, V_{REF}=5.0V, V_{SS}=0V, R_L=2kΩ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------------|------------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| t _{CKL} | Clock "L"pulse width | | 200 | | | ns |
| t _{CKH} | Clock "H"pulse width | | 200 | | | ns |
| t _{CR} | Clock rise time | | | 200 | | ns |
| t _{CF} | Clock fall time | | | 200 | | ns |
| t _{DCH} | Data set up time | | 300 | | | ns |
| t _{CHD} | Data hold time | | 200 | | | ns |
| t _{CHS} | ST set up time | | 500 | | | ns |
| t _{TSC} | ST hold time | | 500 | | | ns |
| t _{STH} | ST "H" pulse width | | 500 | | | ns |
| t _{STD} | Ao output setting time | 0→FSR FSR→0 | | | 20 | μs |

TIMING CHART


8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS**DESCRIPTION OF OPERATION****1.Level shift circuit**

The logical operation in the IC is controlled by VREF voltage. Therefore, the logical level of input is shifted to DG(Low) or VREF(High), regardless of fluctuating VDD.


2.15-bit shift register

Data necessary for setting DAC is serially input. The data is input at positive edge of CK signal. The register is capable of retaining 15-bit data consisting of 3 blocks:DAC data.DAC select data and chip select data.

(1)15 bit serial data



(2)Data allocation

**6.8-bit DAC + buffer amplifier**

Potential difference between VREF and Vss is output with 8-bit resolution, using the R-2R system. No resolution is obtained for bit data lower than the output saturated voltage of the buffer amplifiers data lower than the output saturated voltage of the buffer amplifiers of analog output A01 to A06. The minimum value of 300mA, given for the electrical

3.Decoder(DAC select decoder)

Appropriate one of the 6 DAC channels is selected by the 3-bit DAC select data:S01,S02,S03.

| S01 | S02 | S03 | Vout |
|-----|-----|-----|------------|
| 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 2 |
| 0 | 1 | 0 | 3 |
| 1 | 1 | 0 | 4 |
| 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 6 |
| 0 | 1 | 1 | not select |
| 1 | 1 | 1 | not select |

4.Comparator(Chip select data)

Whether DAC data is effective or not is determined by the 4-bit data(C01 ~ C04)and the logic at CS terminal. Either of the following data combination is required.

| C01 | C02 | C03 | C04 | CS |
|-----|-----|-----|-----|----|
| 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |

5.8-bit latch circuit

When the data input to shift register meets the above requirement for comparator,D01~D08 data are latched in the channel selected by decoder. This data latching takes place when input at ST terminal is HIGH.

characteristic concerning output voltage range(VAO), indicates that no resolution is secured for output lower than 300mV.

For all bit data, resolution is secured when Vss is operated with 300mV or higher voltage.

$$A_o = \frac{2^0 \times D01 + 2^1 \times D02 + 2^2 \times D03 + 2^3 \times D04 + 2^4 \times D05 + 2^5 \times D06 + 2^6 \times D07 + 2^7 \times D08}{256} \cdot (V_{REF} - V_{SS}) + V_{SS}$$


8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS**DAC SETTING DATA(V_{REF}=5.0V,V_{SS}=0V)**


| (LSB) | | | | | | | | (MSB) | | A01~A06 | |
|-------|-----|-----|-----|-----|-----|-----|-----|------------------|---|-----------|--|
| C01 | C02 | C03 | C04 | C05 | C06 | C07 | C08 | V _{SAT} | | 0 | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | V _{SAT} | | 0 | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | (15/256) | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | V _{REF} | X | (16/256) | |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | V _{REF} | X | (17/256) | |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | V _{REF} | X | (254/256) | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | V _{REF} | X | (255/256) | |

7.Reset circuit

This circuit monitors V_{DD} and V_{REF}, ensuring stable analog output when power is turned ON or OFF. If either input is abnormal, the reset circuit causes output buffer amplifiers to stop operation to retain the output in V_{SAT} state, as well as resetting DAC data(0 scale) of all channels.

If V_{REF} drops earlier than V_{DD}, the analog output reset operation starts at point A.

RESET TIMING CHART

8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS**APPLICATION EXAMPLE**

When (⑧) pin is GND,Ao output is $0.3 \sim V_{REF}-1$ LSB

When (⑧) pin is Vss,Ao output is $V_{SS} \sim V_{REF}-1$ LSB

8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS

TYPICAL CHARACTERISTICS($T_a=25^\circ\text{C}$, $V_{DD}=8.0\text{V}$, $V_{REF}=5.0\text{V}$, $R_L=2\text{k}\Omega$, unless otherwise noted)

